首页资源分类嵌入式系统 > ROSUM wishbone

ROSUM wishbone

已有 451617个资源

下载专区

嵌入式系统热门资源

本周本月全部

文档信息举报收藏

标    签:ROSUMwishbone

分    享:

文档简介

ROSUM wishbone user location.

文档预览

5. Model multipath using software to identify best correlation peak. 6. Transmit peak-search results via Rosum has developed a technology to UART to server for position determine a mobile user’s location by computation. analyzing broadcast television signals. The design provides accuracy capabilities When evaluating candidates for the on- on par with GPS, except that it can chip CPU, Rosum engineers stipulated operate in challenging indoor locations that it be synthesizable because the that GPS signals can not penetrate. FPGA-based design is also to be targeted Devices equipped with the chip will be at an ASIC design flow. Additionally, able to access enhanced 911 (E911) licensing costs had to be minimized services, driving directions, and a host of because our high-volume customers were other location- very cost-sensitive. based applications. Flash SRAM Memory UART Controller UUAARRT GPIO OR1200 CPU The OpenRISC OR1200 RISC processor was an The Rosum SOC ideal match for implements the WISHBONE both these entire digital portion of the positioning ADC Correlation Tuner AGC DCX PLL FILTER Engine requirements. Also attractive was the degree of device, except configurability for external Flash offered by the and SRAM. It contains numerous signal- OR1200, allowing easy elimination of non- processing modules, several UARTs, GPIO, essential functionality to reduce area and a memory controller, and a 32-bit general- increase speed, e.g. caches, MMU. purpose CPU to control them all. The CPU Finally, there was an accompanying plug- is also used for some non-realtime signal- and-play library of open-source processing tasks, such as algorithms that WISHBONE-compatible peripheral cores filter out RF signal reflections. All the on- that could be used to shorten the SOC chip peripherals and the CPU are tied development cycle. together with the OpenCores WISHBONE bus. The chip application software runs under eCos, a compact, open-source RTOS that These are the basic steps of chip Rosum ported to the OpenRISC operation: architecture. eCos provides support to 1. Solicit acquisition aiding control the UARTs and the Flash ROM as information via the serial port well as the usual array of operating 2. Tune and digitize TV signal system services. eCos was completely 3. Acquire TV signal timing developed before hardware was available 4. Correlate narrow window of for testing by using the OpenRISC incoming signal with reference development tools, such as the waveform. instruction-level simulator and debugger.

Top_arrow
回到顶部
EEWORLD下载中心所有资源均来自网友分享,如有侵权,请发送举报邮件到客服邮箱bbs_service@eeworld.com.cn 或通过站内短信息或QQ:273568022联系管理员 高进,我们会尽快处理。