首页资源分类电子电路数字电路 > 4025 CMOS 三3输入或非门.pdf

4025 CMOS 三3输入或非门.pdf

已有 456470个资源

下载专区

电子电路热门资源

本周本月全部

文档信息举报收藏

标    签: 4025CMOS三3输入或非门

分    享:

文档简介

4025 CMOS 三3输入或非门.pdf

文档预览

CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate February 1988 CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate General Description These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors They have equal source and sink current capabilities and conform to standard B series output drive The devices also have buffered outputs which improve transfer characteristics by providing very high gain All inputs are protected against static discharge with diodes to VDD and VSS Features Y Wide supply voltage range 3 0V to 15V Y High noise immunity Y Low power TTL compatibility 0 45 VDD (typ ) fan out of 2 driving 74L or 1 driving 74LS Y 5V – 10V – 15V parametric ratings Y Symmetrical output characteristics Y Maximum input leakage 1 mA at 15V over full temperature range Connection Diagrams CD4023BM CD4023BC Dual-In-Line Package CD4025BM CD4025BC Dual-In-Line Package Top View TL F 5956 – 1 Order Number CD4023B or CD4025B Top View TL F 5956 – 2 C1995 National Semiconductor Corporation TL F 5956 RRD-B30M105 Printed in U S A Absolute Maximum Ratings (Notes 1 2) If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications DC Supply Voltage (VDD) Input Voltage (VIN) Storage Temp Range (TS) Power Dissipation (PD) Dual-In-Line Small Outline b0 5 VDC to a18 VDC b0 5 VDC to VDDa0 5 VDC b65 C to a150 C 700 mW 500 mW Lead Temperature (TL) (Soldering 10 seconds) 260 C Recommended Operating Conditions DC Supply Voltage (VDD) Input Voltage (VIN) Operating Temperature Range (TA) CD4023BM CD4025BM CD4023BC CD4025BC 5 VDC to 15 VDC 0 VDC to VDD VDC b55 C to a125 C b40 C to a85 C DC Electrical Characteristics CD4023BM CD4025BM (Note 2) Symbol Parameter Conditions b55 C a25 C a125 C Units Min Typ Min Typ Max Min Max IDD Quiescent Device Current VDD e 5V VDD e 10V VDD e 15V 0 25 0 004 0 25 7 5 mA 05 0 005 0 5 15 mA 10 0 006 1 0 30 mA VOL Low Level Output Voltage VDD e 5V VDD e 10V VDD e 15V 0 05 0 0 05 0 05 V 0 05 0 0 05 0 05 V 0 05 0 0 05 0 05 V VOH High Level Output Voltage VDD e 5V VDD e 10V VDD e 15V 4 95 9 95 14 95 4 95 5 9 95 10 14 95 15 4 95 V 9 95 V 14 95 V VIL Low Level Input Voltage ( l l VDDe5V VOe4 5V VDDe10V VOe9 0V VDDe15V VOe13 5V IO k1mA 15 30 40 2 15 4 30 6 40 15 V 30 V 40 V VIH High Level Input Voltage ( l l VDDe5V VOe0 5V VDDe10V VOe1 0V VDDe15V VOe1 5V 35 IO k1mA 7 0 11 0 IOL Low Level Output Current VDDe5V VO e 0 4V (Note 3) VDD e 10V VO e 0 5V VDD e 15V VO e 1 5V 0 64 16 42 35 3 70 6 11 0 9 0 51 0 88 13 22 34 8 35 V 70 V 11 0 V 0 36 mA 0 90 mA 24 mA IOH High Level Output Current VDD e 5V VO e 4 6V (Note 3) VDD e 10V VO e 9 5V VDD e 15V VO e 13 5V IIN Input Current VDD e 15V VIN e 0V VDD e 15V VIN e 15V b0 64 b1 6 b4 2 b0 51 b0 88 b1 3 b2 2 b3 4 b8 b0 36 mA b0 90 mA b2 4 mA b0 10 0 10 b10b5 b0 10 10b5 0 10 b1 0 mA 1 0 mA Schematic Diagram CD4023BC CD4023BM Device Shown All Inputs Protected by Standard CMOS Input Protection Circuit TL F 5956 – 3 2 DC Electrical Characteristics CD4023BC CD4025BC (Note 2) Symbol Parameter Conditions b40 C a25 C a85 C Units Min Typ Min Typ Max Min Max IDD Quiescent Device Current VDD e 5V VDD e 10V VDD e 15V 10 0 004 1 0 7 5 mA 20 0 005 2 0 15 mA 40 0 006 4 0 30 mA VOL Low Level Output Voltage VDD e 5V VDD e 10V VDD e 15V 0 05 0 0 05 0 05 V 0 05 0 0 05 0 05 V 0 05 0 0 05 0 05 V VOH High Level Output Voltage VDD e 5V VDD e 10V VDD e 15V 4 95 9 95 14 95 4 95 5 9 95 10 14 95 15 4 95 V 9 95 V 14 95 V VIL Low Level Input Voltage ( l l VDDe5V VOe4 5V VDDe10V VOe9 0V VDDe15V VOe13 5V IO k1mA 15 30 40 2 15 4 30 6 40 15 V 30 V 40 V VIH High Level Input Voltage ( l l VDDe5V VOe0 5V VDDe10V VOe1 0V VDDe15V VOe1 5V IO k1mA 35 70 11 0 35 3 70 6 11 0 9 35 V 70 V 11 0 V IOL Low Level Output Current VDDe5V VO e 0 4V (Note 3) VDD e 10V VO e 0 5V VDD e 15V VO e 1 5V 0 52 0 44 0 88 13 11 22 36 30 8 0 36 mA 0 90 mA 24 mA IOH High Level Output Current VDD e 5V VO e 4 6V (Note 3) VDD e 10V VO e 9 5V VDD e 15V VO e 13 5V b0 52 b0 44 b0 88 b0 36 mA b1 3 b1 1 b2 2 b0 90 mA b3 6 b3 0 b8 b2 4 mA IIN Input Current VDD e 15V VIN e 0V VDD e 15V VIN e 15V b0 3 03 b10b5 b0 3 10b5 0 3 b1 0 mA 1 0 mA Note 1 ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed they are not meant to imply that the devices should be operated at these limits The table of ‘‘Recommended Operating Conditions’’ and ‘‘Electrical Characteristics’’ provides conditions for actual device operation Note 2 VSS e 0V unless otherwise specified Note 3 IOH and IOL are tested one output at a time Schematic Diagram CD4025BM CD4025BC Device Shown All Inputs Protected by Standard CMOS Input Protection Circuit TL F 5956 – 4 3 AC Electrical Characteristics TA e 25 C CL e 50 pF RL e 200k unless otherwise specified Symbol Parameter Conditions CD4023BC CD4023BM CD4025BC CD4025BM Units Min Typ Max Min Typ Max tPHL Propagation Delay High-to-Low Level VDD e 5V VDD e 10V VDD e 15V 130 250 60 100 40 70 130 250 ns 60 100 ns 40 70 ns tPLH Propagation Delay Low-to-High Level VDD e 5V VDD e 10V VDD e 15V 110 250 50 100 35 70 120 250 ns 60 100 ns 40 70 ns tTHL tTLH Transition Time VDD e 5V VDD e 10V VDD e 15V 90 200 50 100 40 80 90 200 ns 50 100 ns 40 80 ns CIN Average Input Capacitance Any Input 5 75 5 75 pF CPD Power Dissipation Capacity (Note 4) Any Gate 17 17 pF AC Parameters are guaranteed by DC correlated testing Note 4 CPD determines the no load AC power consumption of any CMOS device For complete explanation see 54C 74C Family Characteristics Application Note AN-90 4 Physical Dimensions inches (millimeters) Ceramic Dual-In-Line Package (J) Order Number CD4023BMJ CD4023BCJ CD4025BMJ or CD4025BCJ NS Package Number J14A 5 CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate Physical Dimensions inches (millimeters) (Continued) Molded Dual-In-Line Package (N) Order Number CD4023BMN CD4023BCN CD4025BMN or CD4025BCN NS Package Number N14A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user 2 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness National Semiconductor Corporation 1111 West Bardin Road Arlington TX 76017 Tel 1(800) 272-9959 Fax 1(800) 737-7018 National Semiconductor Europe Fax (a49) 0-180-530 85 86 Email cnjwge tevm2 nsc com Deutsch Tel (a49) 0-180-530 85 85 English Tel (a49) 0-180-532 78 32 Fran ais Tel (a49) 0-180-532 93 58 Italiano Tel (a49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd 13th Floor Straight Block Ocean Centre 5 Canton Rd Tsimshatsui Kowloon Hong Kong Tel (852) 2737-1600 Fax (852) 2736-9960 National Semiconductor Japan Ltd Tel 81-043-299-2309 Fax 81-043-299-2408 National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

Top_arrow
回到顶部
EEWORLD下载中心所有资源均来自网友分享,如有侵权,请发送举报邮件到客服邮箱bbs_service@eeworld.com.cn 或通过站内短信息或QQ:273568022联系管理员 高进,我们会尽快处理。