首页资源分类电子电路模拟及混合电路 > FE 1.1S 规格书

FE 1.1S 规格书

已有 445125个资源

下载专区

上传者其他资源

    电子电路热门资源

    本周本月全部

    文档信息举报收藏

    标    签:FE1 1S规格书

    分    享:

    文档简介

    USB HUB  FE1.1S

    文档预览

    USB 2.0 4-Port Hub Data Sheet Rev. 1.01 FE1.1S USB 2.0 HIGH SPEED 4-PORT HUB CONTROLLER _______________________Data Sheet_______________________ INTRODUCTION The FE1.1s is a highly integrated, high quality, high performance, low power consumption, yet low cost solution for USB 2.0 High Speed 4-Port Hub. It adopts Single Transaction Translator (STT) architecture to be more cost effective. Six, instead of two, non-periodic transaction buffers are used to minimize potential traffic jamming. The whole design is based on state-machinecontrol to reduce the response delay time; no micro controller is used in this chip. To guarantee high quality, the whole chip is covered by Test Scan Chain – even on the high speed (480MHz) modules, so that all the logic components could be fully tested before shipping. Special Build-In-Self-Test mode is designed to exercise all high, full, and low speed Analog Front End (AFE) components on the packaging and testing stages as well. Low power consumption is achieved by using 0.18μm technology and comprehensive power/clock control mechanism. Most part of the chip will not be clocked unless needed. FEATURES  Fully compliant with Universal Serial Bus Specification Revision 2.0 (USB 2.0); □ Upstream facing port supports HighSpeed (480MHz) and Full-Speed (12MHz) modes; □ 4 downstream facing ports support High-Speed (480MHz), Full-Speed (12MHz), and Low-Speed (1.5MHz) modes;  Integrated USB 2.0 Transceivers;  Integrated upstream 1.5KΩ pull-up, downstream 15KΩ pull-down, and serial resisters;  Integrated 5V to 3.3V and 1.8V regulator.  Integrated Power-On-Reset circuit;  Integrated 12MHz Oscillator with feedback resister, and crystal load capacitance;  Integrated 12MHz-to-480MHz Phase Lock Loop (PLL);  Single Transaction Translator (STT) – □ One TT for all downstream ports; □ The TT could handle 64 periodic Start- Split transactions, 32 periodic Complete-Split transactions, and 6 none-periodic transactions;  Automatic self-power status monitoring; □ Automatic re-enumeration when Self- Feb. 9, 2009 Subject to Change Without Notice 1 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 Powered switching to Bus-Powered;  Ganged Power Control and Global Over- Current Detection support;  EEPROM configured options – □ Vendor ID, Product ID, & Device Release Number; and □ Number of Downstream Ports;  Comprehensive Port Indicators support: □ Downstream Port Enabled indicator LED (x4, Green); □ Hub Active/Suspend indicator LED. Feb. 9, 2009 Subject to Change Without Notice 2 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 BLOCK DIAGRAM To Downstream Devices To Upstream Host/Hub Downstream PHY #1 Downstream PHY #2 Downstream PHY #3 Downstream PHY #4 Upstream PHY 12M Hz Crystal Routing Switch USB Multi-port Transceiver Macro Cell 3.3V & 1.8V Regulator PLL OSC POR (x40) Data Transmit Data Recovery & Elastic Buffer Over Current Detection Power Switch Control Downstream Port Controllers USB 2.0 Hub SIE Controller Upstream Port Controller Transaction Translator Full/Low-Speed Handler Transaction Translator High-Speed Handler Hub Controller EEPROM , Hub Activity LED Unified Transaction Translator Buffer (2KB) Fig. 1: Block Diagram LED Controller Port Indicators Feb. 9, 2009 Subject to Change Without Notice 3 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 PACKAGE 28-pin SSOP (Body Size: 10x4 mm, Pitch: 0.64 mm) PIN ASSIGNMENT VSS XOUT XIN DM4 DP4 DM3 DP3 DM2 DP2 DM1 DP1 VD18_O VD33 REXT 1 28 2 27 3 26 4 25 5 24 6 23 7 FE1.1s 22 8 21 9 20 10 19 11 18 12 17 13 16 14 15 VD18 TESTJ OVCJ PWRJ LED2 LED1 DRV VD33_O VDD5 BUSJ VBUSM XRSTJ DPU DMU Fig. 2: SSOP-28 Pin Assignment Feb. 9, 2009 Subject to Change Without Notice 4 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 PIN DESCRIPTION TABLE Pin Name Pin No. Type Function Note VSS 1 XOUT 2 XIN 3 DM4 4 DP4 5 DM3 6 DP3 7 DM2 8 DP2 9 DM1 10 DP1 11 VD18_O 12 VD33 13 REXT 14 DMU 25 DPU 16 XRSTJ 17 VBUSM 18 BUSJ 19 VDD5 20 VD33_O 21 TEST DRV LED1/ EESCL LED2 ―— 22 23 24 P Ground. OSC 12 MHz Crystal Oscillator output OSC 12 MHz Crystal Oscillator input. UT The D- pin of the 4th Downstream Facing Port. UT The D+ pin of the 4th Downstream Facing Port. UT The D- pin of the 3rd Downstream Facing Port. UT The D+ pin of the 3rd Downstream Facing Port. UT The D- pin of the 2nd Downstream Facing Port. UT The D+ pin of the 2nd Downstream Facing Port. UT The D- pin of the 1st Downstream Facing Port. UT The D+ pin of the 1st Downstream Facing Port. P 1.8V power output from 3.3V→1.8V integrated regulator – a 10μF decoupling capacitor is required. P 3.3V power input for 3.3V→1.8V integrated regulator. A 2.7KΩ (± 1%) resister should be connected to VSS to provide internal bias reference. UT The D- pin of the Upstream Facing Port. UT The D+ pin of the Upstream Facing Port. I External Reset, active low, is an optional source of chip reset signal, beside the build-in Power-On-Reset. The minimum low pulse width is 10 μs. I The VBUS Monitor of upstream facing port. I Bus power indicator: 0 – Bus Powered; 1 – Self Powered. P 5V power input for integrated 5V→3.3V regulator. P 3.3V power output from 5V→3.3V integrated regulator – a 10μF decoupling capacitor is required. I Test Mode Enable – should be tied to ground for normal operation. I/O LED Drive Control 1 I/O Port 1 and Port 3 Enabled Indicator (LED) Control, and external Serial 1 EEPROM Clock. I/O Port 2 and Port 4 Enabled Indicator (LED) Control 1 Feb. 9, 2009 Subject to Change Without Notice 5 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 PWRJ 25 OVCJ 26 TESTJ/ 27 EESDA VD18 28 O Downstream Device Power Enable, active low, for Ganged Power Switching. I Over Current Indicator, active low, for Global Over-Current Protection. I/O Test Mode Enable, active low with internal pull-up, and external Serial 1 EEPROM Data/Address. P 1.8V power input. Type Abbreviation – I : Input; O : Output; I/O : Input/Output; P : Power/Ground; UT: USB Transceiver. Note 1 – LED Status Indicators and External Serial EEPROM Interface The FE1.1s supports up to 5 LED for status indication with DRV, LED1, and LED2 pins, as shown by Fig. 3. For each Downstream Facing Port, one LED (Green) is provided to indicate that the attached device of the corresponding port is enabled or not. The fifth LED (Red) shows the Active (On) or Suspend (Off) status of the Hub itself. The FE1.1s can be configured by an external serial EEPROM via LED1 and TESTJ pins. The EEPROM is checked and loaded each time after chip reset. TESTJ LED1 FE1.1s LED2 DRV Green Port 1 Indicator Green Port 3 Indicator Green Port 2 Indicator Green Port 4 Indicator Hub Active/Suspend Indicator SDA A0 SCL A1 EEPROM A2 Red Fig. 3: LED and EEPROM Connections Feb. 9, 2009 Subject to Change Without Notice 6 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 EEPROM CONTENTS Address 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 ~ 0x19 0x1A Contents 0x40 0x1A Vendor ID (Low) Vendor ID (High) Product ID (Low) Product ID (High) Device Release (Low) Device Release (High) Filling Note Constant, low byte of check code Constant, high byte of check code Low byte of Vendor ID, idVendor field of Standard Device Descriptor High byte of Vendor ID Low byte of Product ID, idProduct field of Standard Device Descriptor High Byte of Product ID Low byte of Device Release Number, must be Binary Coded Decimal, bcdDevice field of Standard Device Descriptor High byte of Device Release Number, must be Binary Coded Decimal All 0x00 Port Number Number of Downstream Ports, bNbrPorts field of Hub Descriptor. 0x1B ~ 0x1E 0x1F Filling Check Sum All 0x00 The 8-bit sum of all value from 0x00 to 0x1E. The first two bytes are the check code from the existence of EEPROM, their value must be 0x1A40. Any other value would cause the EEPROM loading mechanism of FE1.1s to conclude that the contents of this EEPROM is unusable, and use the default value instead. The last byte, 0x1F, is a checksum made up of the sum of all value from 0x00 to 0x1E. The number must match to render the content of the EEPROM usable. Otherwise, the loading mechanism of FE1.1s would discard the value from EEPROM and use default value instead. Feb. 9, 2009 Subject to Change Without Notice 7 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS Parameter Storage Temperature Power Supply Voltage ESD Human Body Mode ESD Machine Mode Latch Up Symbol TS VDD5 VD33 VD18 RECOMMENDED OPERATING RANGES Parameter Operating temperature Operating voltage LOW level voltage of digital input HIGH level voltage of digital input Threshold voltage of digital input Low-to-High level of schmitt-trigger input High-to-Low level of schmitt-trigger input LOW level voltage of digital output@4mA HIGH level voltage of digital output@4mA Symbol TA VDD5 VD33 VD18 VIL VIH VTH VT+ VTVOL VOH Min. -55 -0.5 -0.5 -0.5 -2000 -200 -200 Max. +150 +6.0 +4.0 +2.5 2000 200 200 Unit ℃ V V V mA Min. 0 4.5 3.0 1.62 -0.3 2.0 1.45 1.44 0.89 2.4 Typ. 5.0 3.3 1.8 1.58 1.5 0.94 Max. Unit 70 ℃ 5.5 V 3.6 1.98 0.8 V 5.5 V 1.74 V 1.56 V 0.99 V 0.4 V V Feb. 9, 2009 Subject to Change Without Notice 8 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 POWER CONSUMPTION DC SUPPLY CURRENT Symbol Condition Typ. Unit Active ports Host Device I_suspend Suspend 500 uA Full-Speed 4x Full-Speed 25 mA 4 High-Speed 4x High-Speed 100 mA High-Speed 4x Full-Speed 42 mA 3 Full-Speed 3x Full-Speed 25 mA High-Speed 3x High-Speed 86 mA Icc High-Speed 3x Full-Speed 42 mA Full-Speed 2x Full-Speed 25 mA 2 High-Speed 2x High-Speed 71 mA High-Speed 2x Full-Speed 42 mA Full-Speed 1x Full-Speed 25 mA 1 High-Speed 1x High-Speed 57 mA High-Speed 1x Full-Speed 42 mA No active Full-Speed High-Speed 25 mA 42 mA Note: The power consumption is measured when the bus is in IDLE state – there is no activities other than the Start-Of-Frame (SOF) and INTERRUPT-IN packets for the hub itself on the bus. The peak power consumption varies depending upon the system configuration, type of operations, and over-all bus utilization. Feb. 9, 2009 Subject to Change Without Notice 9 USB 2.0 4-Port Hub Data Sheet Rev. 1.01 PACKAGE 28-pin SSOP (Body Size: 10x4 mm, Pitch: 0.64mm) Feb. 9, 2009 TERMINUS TECHNOLOGY INC. 1052, 10F, NO. 3-2, YUANQU ST. NANGANG TAIPEI, TAIWAN, ROC Subject to Change Without Notice 10

    Top_arrow
    回到顶部
    EEWORLD下载中心所有资源均来自网友分享,如有侵权,请发送举报邮件到客服邮箱bbs_service@eeworld.com.cn 或通过站内短信息或QQ:273568022联系管理员 高进,我们会尽快处理。