pdf

SMIC_0.18mm工艺设计参考手册

  • 1星
  • 日期: 2017-02-24
  • 大小: 1.09MB
  • 所需积分:1分
  • 下载次数:173
  • favicon收藏
  • rep举报
  • 分享
  • free评论
标签: IC设计

IC设计,Integrated Circuit Design,或称为集成电路设计,是电子工程学和计算机工程学的一个学科,其主要内容是运用专业的逻辑和电路设计技术设计集成电路。

cadence

铿腾电子科技有限公司(Cadence Design Systems, Inc; NASDAQ:CDNS)是一个专门从事电子设计自动化(EDA)的软件公司,由SDA Systems和ECAD两家公司于1988年兼并而成。是全球最大的电子设计技术(Electronic Design Technologies)、程序方案服务和设计服务供应商。其解决方案旨在提升和监控半导体、计算机系统、网络工程和电信设备、消费电子产品以及其它各类型电子产品的设计。产品涵盖了电子设计的整个流程,包括系统级设计,功能验证,IC综合及布局布线,模拟、混合信号及射频IC设计,全定制集成电路设计,IC物理验证,PCB设计和硬件仿真建模等。 其总部位于美国加州圣何塞(San Jose),在全球各地设有销售办事处、设计及研发中心。

SMIC_0.18um

铿腾电子科技有限公司(Cadence Design Systems, Inc; NASDAQ:CDNS)是一个专门从事电子设计自动化(EDA)的软件公司,由SDA Systems和ECAD两家公司于1988年兼并而成。是全球最大的电子设计技术(Electronic Design Technologies)、程序方案服务和设计服务供应商。其解决方案旨在提升和监控半导体、计算机系统、网络工程和电信设备、消费电子产品以及其它各类型电子产品的设计。产品涵盖了电子设计的整个流程,包括系统级设计,功能验证,IC综合及布局布线,模拟、混合信号及射频IC设计,全定制集成电路设计,IC物理验证,PCB设计和硬件仿真建模等。 其总部位于美国加州圣何塞(San Jose),在全球各地设有销售办事处、设计及研发中心。

SMIC_0.18mm工艺设计参考手册

文档内容节选

SMIC 018um Reference Manual 28 May 2004 This manual contains information about the SMIC 018um MMRF 1P6M Salicide PDKs 1 Disclaimers Cadence Design Systems shall not be liable for the accuracy of this Process Design Kit The Process Design Kit contained herein is provided by Cadence Design Systems Inc on an AS IS basis without any warranty and Cadence Design Systems Inc has no obligation to support or otherwise maintain the informatio......

SMIC 0.18um Reference Manual 28 May 2004 This manual contains information about the SMIC 0.18um MM/RF 1P6M Salicide PDKs 1 Disclaimers Cadence Design Systems shall not be liable for the accuracy of this Process Design Kit. The Process Design Kit contained herein is provided by Cadence Design Systems, Inc on an "AS IS" basis without any warranty, and Cadence Design Systems, Inc has no obligation to support or otherwise maintain the information. Cadence Design Systems, Inc disclaims any representation that the information does not infringe any intellectual property rights or proprietary rights of any third parties. There are no other warranties given by Cadence Design Systems, Inc, whether express, implied or statutory, including, without limitation, implied warranties of merchantability and fitness for a particular purpose. STATEMENT OF USE This Process Design Kit contains confidential and proprietary information of Cadence Design Systems, Inc. and Semiconductor Manufacturing International Corporation. No part of this information may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any human or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Cadence and SMIC. This information was prepared for informational purpose and is for use by Cadence Design Systems, Inc’s and SMIC’s customers only. Cadence Design Systems, Inc and SMIC reserve the right to make changes in the information at any time and without notice. 2 Overview The purpose of this document is to describe the technical details of the SMIC 0.18um Process Design Kit (PDK) provided by Cadence Design Systems, Inc. (Cadence). This PDK requires the UNIX environment variable CDS_Netlisting_Mode to be set to Analog. Training is not provided as part of this PDK. 3 Supported Design Tools Cadence Design Framework II, version 5.0 Virtuoso Custom Design Platform: - Virtuoso Schematic Editor - Virtuoso Analog Design Environment including Spectre, AMS, UltraSim, and HspiceD simulation - Virtuoso Aptivia - Technology file support for Preview - VirtuosoLE, VirtuosoXL, Virtuoso CCAR & Chip Editor - Assura DRC, LVS, and RCX - CDL netlisting - Stream In/Out 4 Foundry Data (cid:131) TD-LO18-DR-2001 (2T) • TD-MM18-DR-2001 (2P) 0.18um Logic 1P6M Salicide 1.8V/3.3V Design Rules 0.18um Mixed Signal 1P6M Salicide 1.8V/3.3V Design Rules • TD-LO18-DR-2004 (2T) Revision 2.0 Revision 2.0 Revision 0.3 0.18um Logic 1.8V/3.3V Antenna Ratio/Scribe Line and Guard Ring Guideline/Bond Pad Opening Design Guide • TD-MM18-SP-2001 (3T) Revision 1.2 0.18um Mixed Signal 1P6M (1P5M, 1P4M) with Mim Salicide 1.8V/3.3V Spice Model • TD-MM18-RM-2001 (2T) Revision 1.0 0.18um Mixed Signal 1P6M with Mim Salicide 1.8V/3.3V RF Spice Model 5 What makes up a PDK? PDK stands for Process Design Kit. A PDK Contains the process technology and needed information to do device-level design in the Cadence DFII environment. PDK PDK PDK Schematic Schematic Schematic Schematic Schematic Symbols Symbols Symbols Symbols Symbols & CDF & CDF & CDF & CDF & CDF Analog Analog Analog Analog Analog Simulation Simulation Simulation Simulation Simulation & callbacks & callbacks & callbacks & callbacks & callbacks Spectre Spectre Spectre Spectre Spectre Models Models Models Models Models Foundry Foundry Foundry Fixed Fixed Fixed Fixed Fixed Layouts Layouts Layouts Layouts Layouts Parameterized Parameterized Parameterized Parameterized Parameterized Cells Cells Cells Cells Cells Techfile: Techfile: Techfile: Techfile: Techfile: - Layer maps - Layer maps - Layer maps - Layer maps - Layer maps - Layer props - Layer props - Layer props - Layer props - Layer props - symbolics - symbolics - symbolics - symbolics - symbolics - Connectivity - Connectivity - Connectivity - Connectivity - Connectivity - VCR setup - VCR setup - VCR setup - VCR setup - VCR setup Physical Physical Physical Physical Physical Verification Verification Verification Verification Verification - DRC - DRC - DRC - DRC - DRC - LVS - LVS - LVS - LVS - LVS - LPE - LPE - LPE - LPE - LPE Cadence Tool Cadence Tool Cadence Tool Schematic (Composer) Schematic (Composer) Schematic (Composer) Simulation Simulation Simulation Simulation Simulation Spectre Spectre Spectre Spectre Spectre Analog Design Environment Analog Design Environment Analog Design Environment Analog Design Environment Device Generation/Cell Design Device Generation/Cell Design Device Generation/Cell Design Device Generation/Cell Design Virtuoso XL (Advanced Layout Editor) Virtuoso XL (Advanced Layout Editor) Virtuoso XL (Advanced Layout Editor) Virtuoso XL (Advanced Layout Editor) Interconnect Wire Editor/Routing Interconnect Wire Editor/Routing Interconnect Wire Editor/Routing Interconnect Wire Editor/Routing Virtuoso Custom Router (VCR) Virtuoso Custom Router (VCR) Virtuoso Custom Router (VCR) Virtuoso Custom Router (VCR) Interactive Physical Verification Interactive Physical Verification Interactive Physical Verification Interactive Physical Verification Diva, Dracula, Assura Diva, Dracula, Assura Diva, Dracula, Assura Diva, Dracula, Assura Analog Analog Analog Front-end Front-end Front-end Design Design Design VirtuosoXL VirtuosoXL VirtuosoXL Layout Layout Layout 6 Installation of the PDK The PDK is distributed in compressed tar format. The distribution file name contains the PDK name and release time stamp: The PDK name for 1P2M, 1P3M, 1P4M, and 1P5M processes follow the same naming conversion as above. smic18mm_1P6M_YYYYMMDDhhmm.tar.gz cd To install the PDK, logon to the computer as the user who will own and maintain the PDK. Choose a disk and directory under which the PDK will be installed. This disk should be exported to all client machines and must be mounted consistently across all client machines. Change working directory to the location where the PDK will be installed: Extract the PDK from the archive using the following commands: This will produce a single directory with a name similar to following format: This is the PDK installation directory for the SMIC 0.18um MM/RF 1P6M process. The default permissions on the PDK have already been set to allow only the owner to have write, read and execute access. Other users will have only read and execute access. gzip -dc …/smic18mm_1P6M_YYYYMMDDhhmm.tar.gz | tar -xvf - smic18mm_1P6M_YYYYMMDDhhmm
更多简介内容

推荐帖子

C2000™关键技术指南
本应用报告旨在对 C2000 微控制器单元 (MCU) 中与实时控制系统相关并使其性能脱颖而出的器件进行更深 入的研究。重点 介绍了 德州仪器 (TI) 认为会对整体系统性能产生明显影响以及可增加 MCU 带宽的特性。 本文档对系统的特定方面进行了扩展研究,并在所涉及主题方面对其进行了改进。最后,针对每个主题提供 了适用参考文件以及指向分离式器件型号 (PN)、参考设计和演示套件的链接。
fish001 微控制器 MCU
ST 新推的400W电源板~
早上看到的新闻,也许有人感兴趣,就搬运过来啦。   意法半导体的EVL400W-EUPL7评估板是一个现成的400W电源解决方案,符合当今要求最严格的生态设计规范,借助意法半导体的L4984D电流式PFC控制器和L6699谐振半桥控制器的创新功能,能够在多种工作模式下最大限度提高电源能效。     230VAC输入满载能效超过93%,110VAC输入满载能效高
soso 电源技术
【FreeRTOS打卡第二站开启】堆栈—任务切换的关键,关门时间8月17日
活动总览:点此查看(含活动鼓励和活动学习总内容)   本站打卡开始和截止时间:8月15日-8月17日(3天) 打卡任务: 1、阅读cruelfox干货笔记第二篇:FreeRTOS学习笔记 (2)堆栈——任务切换的关键 2、跟本帖回复思考题: 请自选一个熟悉的8位MCU体系结构(比如C51),和一个32位MCU体系结构(比如ARM Cortex-m0),写出它们在从RT
nmg 单片机
TMS320F2812DSP的嵌入式温度测量系统
本帖最后由 Aguilera 于 2020-8-10 22:05 编辑      为了实现嵌入式温度测量系统,提出了基于MZBB-2铂薄膜热敏与TMS320F2812DSP控制芯片的嵌入式解决方案,完成了该系统的硬件设计与软件设计。系统硬件组成包括TMS320F2812DSP处理器、FPGA控制器、ADC转换电路等部分,其中TMS320F2812DSP处理器是控制系统的核心,该芯片通过片上寄
Aguilera 微控制器 MCU
【ESK32-360测评】四,跑一下虚拟串口例程
USB整个对我来说是一个复杂而费时的东东。主要是要什么功能就描述什么设备。比如,USB键盘,USB虚拟串口,USB设像头。。。。。。 而和泰把USB库也加了进来,把USB作为一个标准库。 我看了下USB的例程例子还很多: 而这里边同我关系最大的也就是虚拟串口。我于是怀着好奇的心情把例程下了进开发板。 复位,只见我的电脑右下角显示无法安装驱动程序。 再打开设备管
ddllxxrr 国产芯片交流
TI DM8148 多核DSP 的SDK 的编译
拿到TI 的原装或者其他家第三方的dm8148的开发板的时候,面对SDK都是感觉无从下手,下面我简单介绍一下,TI的原始的SDK 是怎么安装和编译的,希望对大家有所帮助。        1 安装编译器        在linux下 安 装        arm-2009q1-203-arm-none-linux-gnueabi.bin , 先        chmod 777 arm-
灞波儿奔 DSP 与 ARM 处理器

评论

陈嘉烨
下载了,感谢分享。
2020-02-17 13:32:22回复
瑞克111
感谢分享。。
2020-01-30 10:39:37回复
fffgh
想要0.18的规则文件,不过感谢分享
2020-01-15 10:47:18回复
lrwinqin
介绍了各个模型的参数和版图,感谢分享
2020-01-11 15:04:12回复
talvikki
不错 是想要的
2019-12-11 15:24:11回复
spz110
想看的是smic .18工艺的设计规则,粗略的看下好像没有,但是感谢分享
2019-08-29 22:58:21回复
阿公qy
谢谢分享!!
2018-07-27 14:04:29回复
登录/注册

意见反馈

求资源

回顶部

datasheet推荐 换一换

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京ICP证060456号 京ICP备10001474号 电信业务审批[2006]字第258号函 京公海网安备110108001534 Copyright © 2005-2020 EEWORLD.com.cn, Inc. All rights reserved
$(function(){ var appid = $(".select li a").data("channel"); $(".select li a").click(function(){ var appid = $(this).data("channel"); $('.select dt').html($(this).html()); $('#channel').val(appid); }) })