超过460,000+ 应用技术资源下载
pdf

sata3.0协议

  • 1星
  • 日期: 2015-06-07
  • 大小: 8.67MB
  • 所需积分:1分
  • 下载次数:78
  • favicon收藏
  • rep举报
  • 分享
  • free评论
标签: sata

sata3.0协议的原版

文档内容节选

HIGH SPEED SERIALIZED AT ATTACHMENT Serial ATA International Organization Serial ATA International Organization Serial ATA Revision 30 June 2 2009 Gold Revision SATAIO Board Members Dell Computer Corporation Hewlett Packard Corporation Hitachi Global Storage Technologies Inc Intel Corporation Maxim Integrated Products Seagate Technology Western Digital Corporation Serial ATA Revision 30 Gold Revision SPECIFICATION DISCLAIMER AS Serial ATA International Organizatio......

HIGH SPEED SERIALIZED AT ATTACHMENT Serial ATA International Organization Serial ATA International Organization: Serial ATA Revision 3.0 June 2, 2009 Gold Revision SATA-IO Board Members: Dell Computer Corporation Hewlett Packard Corporation Hitachi Global Storage Technologies, Inc. Intel Corporation Maxim Integrated Products Seagate Technology Western Digital Corporation Serial ATA Revision 3.0 - Gold Revision SPECIFICATION DISCLAIMER “AS Serial ATA International Organization: Serial ATA Revision 3.0 specification ("Final Specification") is available for download at www.sata-io.org. IS PROVIDED TO YOU THIS SPECIFICATION IS” WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMNETATION OF INFORMATION IN THIS SPECIFICATION. THE AUTHORS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS. THE PROVISION OF THIS SPECIFICATION TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS. Copyright 2002-2009, Serial ATA International Organization. All rights reserved. For more information about Serial ATA, refer to the Serial ATA International Organization website at www.sata-io.org. All product names are trademarks, registered trademarks, or servicemarks of their respective owners. Serial ATA International Organization contact information: SATA-IO 3855 SW 153rd Drive Beaverton, Oregon 97006 USA Tel: +1 503-619-0572 Fax: +1 503-644-6708 E-mail: admin@sata-io.org Serial ATA Revision 3.0 Gold Revision page 2 of 663 TABLE OF CONTENTS 1 2 3 4 1.1 1.2 1.3 3.1 3.2 3.3 4.1 Revision History....................................................................................................................23 Revision 2.5 (Ratification Date October 27, 2005) ........................................................ 23 Revision 2.6 (Ratification Date February 15, 2007) ...................................................... 23 Revision 3.0 (Ratification Date: June 2, 2009) ............................................................. 23 Scope....................................................................................................................................25 Normative references ...........................................................................................................27 Approved references ..................................................................................................... 27 References under development .................................................................................... 29 Other references............................................................................................................ 29 Definitions, abbreviations, and conventions .........................................................................31 Definitions and abbreviations ........................................................................................ 31 Active Port ............................................................................................................. 31 4.1.1 ATA (AT Attachment)............................................................................................. 31 4.1.2 4.1.3 ATAPI (AT Attachment Packet Interface) device .................................................. 31 4.1.4 BER (bit error rate) ................................................................................................ 31 4.1.5 bitrate..................................................................................................................... 31 bit synchronization ................................................................................................. 31 4.1.6 4.1.7 burst....................................................................................................................... 31 4.1.8 byte ........................................................................................................................ 31 4.1.9 character................................................................................................................ 31 4.1.10 character alignment ............................................................................................... 31 4.1.11 character slipping................................................................................................... 31 4.1.12 ClickConnect.......................................................................................................... 32 4.1.13 CLTF (Closed Loop Transfer Function)................................................................. 32 4.1.14 code violation......................................................................................................... 32 comma character ................................................................................................... 32 4.1.15 4.1.16 comma sequence .................................................................................................. 32 4.1.17 command aborted.................................................................................................. 32 4.1.18 command completion............................................................................................. 32 4.1.19 command packet ................................................................................................... 32 concentrator........................................................................................................... 33 4.1.20 4.1.21 Control Block registers........................................................................................... 33 4.1.22 control character .................................................................................................... 33 4.1.23 control port............................................................................................................. 33 control variable ...................................................................................................... 33 4.1.24 4.1.25 CRC (Cyclic Redundancy Check) ......................................................................... 33 4.1.26 data character........................................................................................................ 33 4.1.27 data signal source.................................................................................................. 33 4.1.28 device..................................................................................................................... 33 4.1.29 device port ............................................................................................................. 33 4.1.30 DCB (DC block) ..................................................................................................... 33 4.1.31 differential signal.................................................................................................... 34 4.1.32 DJ (deterministic jitter – peak to peak) .................................................................. 34 4.1.33 DMA (direct memory access) ................................................................................ 34 4.1.34 Dword..................................................................................................................... 34 4.1.35 Dword synchronization .......................................................................................... 34 4.1.36 EMI (Electromagnetic Interference)....................................................................... 34 encoded character ................................................................................................. 34 4.1.37 4.1.38 endpoint device...................................................................................................... 34 4.1.39 elasticity buffer....................................................................................................... 34 4.1.40 eSATA.................................................................................................................... 34 Fbaud..................................................................................................................... 35 4.1.41 4.1.42 FER (frame error rate) ........................................................................................... 35 Serial ATA Revision 3.0 Gold Revision page 3 of 663 First-party DMA Data Phase.................................................................................. 35 4.1.43 First-party DMA access ......................................................................................... 35 4.1.44 4.1.45 FIS (Frame Information Structure)......................................................................... 35 frame...................................................................................................................... 35 4.1.46 4.1.47 Gen1 ...................................................................................................................... 35 4.1.48 Gen1i ..................................................................................................................... 35 4.1.49 Gen1m ................................................................................................................... 35 4.1.50 Gen1x .................................................................................................................... 35 4.1.51 Gen2 ...................................................................................................................... 35 4.1.52 Gen2i ..................................................................................................................... 35 4.1.53 Gen2m ................................................................................................................... 35 4.1.54 Gen2x .................................................................................................................... 36 4.1.55 Gen3 ...................................................................................................................... 36 4.1.56 Gen3i ..................................................................................................................... 36 4.1.57 HBA (Host Bus Adapter)........................................................................................ 36 4.1.58 HBWS (High Bandwidth Scope) ............................................................................ 36 4.1.59 HFTP (High Frequency Test Pattern).................................................................... 36 4.1.60 hot plug .................................................................................................................. 36 4.1.61 host port................................................................................................................. 36 inactive port ........................................................................................................... 36 4.1.62 4.1.63 interrupt pending.................................................................................................... 36 4.1.64 immediate NCQ command .................................................................................... 37 4.1.65 ISI (inter-symbol interference) ............................................................................... 37 JMD (jitter measuring device)................................................................................ 37 4.1.66 JTF (Jitter Transfer Function) ................................................................................ 37 4.1.67 4.1.68 junk ........................................................................................................................ 37 4.1.69 LBA (Logical Block Address) ................................................................................. 37 LBP (Lone Bit Pattern)........................................................................................... 37 4.1.70 LED (Light Emitting Diode) .................................................................................... 37 4.1.71 4.1.72 legacy mode .......................................................................................................... 38 4.1.73 legal character ....................................................................................................... 38 4.1.74 LFSR (Linear Feedback Shift Register)................................................................. 38 LFTP (low frequency test pattern) ......................................................................... 38 4.1.75 4.1.76 LL (laboratory load)................................................................................................ 38 4.1.77 LSS (laboratory sourced signal or lab-sourced signal).......................................... 38 4.1.78 MFTP (mid frequency test pattern)........................................................................ 38 4.1.79 NCQ streaming command ..................................................................................... 38 4.1.80 NCQ Non-streaming command ............................................................................. 38 4.1.81 OOB (Out-of-Band signaling) ................................................................................ 38 4.1.82 OS-aware hot plug................................................................................................. 39 4.1.83 OS-aware hot removal........................................................................................... 39 4.1.84 Phy offline .............................................................................................................. 39 4.1.85 PIO (programmed input/output)............................................................................. 39 4.1.86 port address........................................................................................................... 39 4.1.87 PRD (Physical Region Descriptor) ........................................................................ 39 primitive.................................................................................................................. 39 4.1.88 4.1.89 protocol-based port selection ................................................................................ 39 4.1.90 quiescent power condition ..................................................................................... 39 4.1.91 RJ (random jitter) ................................................................................................... 39 4.1.92 sector ..................................................................................................................... 39 4.1.93 SEMB (Serial ATA Enclosure Management Bridge) ............................................. 40 4.1.94 SEP (Storage Enclosure Processor) ..................................................................... 40 4.1.95 Shadow Register Block registers........................................................................... 40 4.1.96 side-band port selection......................................................................................... 40 4.1.97 SMART .................................................................................................................. 40 4.1.98 SSC (spread spectrum clocking) ........................................................................... 40 Serial ATA Revision 3.0 Gold Revision page 4 of 663 4.2 5.1 5.2 5 6 surprise hot plug .................................................................................................... 40 4.1.99 4.1.100 surprise hot removal .............................................................................................. 40 4.1.101 SYNC Escape........................................................................................................ 40 4.1.102 TDR (time domain reflectometer) .......................................................................... 40 4.1.103 TIA (timing interval analyzer)................................................................................. 41 4.1.104 TJ (total jitter)......................................................................................................... 41 4.1.105 UI (unit interval) ..................................................................................................... 41 4.1.106 unrecoverable error ............................................................................................... 41 4.1.107 UUT (unit under test) ............................................................................................. 41 4.1.108 VNA (vector network analyzer).............................................................................. 41 4.1.109 warm plug .............................................................................................................. 41 4.1.110 word ....................................................................................................................... 41 4.1.111 xSATA.................................................................................................................... 41 4.1.112 zero crossing ......................................................................................................... 41 Conventions................................................................................................................... 41 Precedence............................................................................................................ 42 4.2.1 Keywords ............................................................................................................... 42 4.2.2 4.2.3 Numbering ............................................................................................................. 43 4.2.4 Dimensions ............................................................................................................ 43 Signal conventions................................................................................................. 43 4.2.5 4.2.6 State machine conventions ................................................................................... 44 4.2.7 Byte, word and Dword Relationships..................................................................... 44 General overview..................................................................................................................47 Architecture.................................................................................................................... 48 Usage Models................................................................................................................ 49 Internal 1 meter Cabled Host to Device................................................................. 52 5.2.1 Short Backplane to Device .................................................................................... 53 5.2.2 Long Backplane to Device..................................................................................... 54 5.2.3 Internal 4-lane Cabled Disk Arrays........................................................................ 55 5.2.4 System-to-System Interconnects – Data Center Applications (xSATA)................ 57 5.2.5 System-to-System Interconnects – External Desktop Applications (eSATA)........ 59 5.2.6 Proprietary Serial ATA Disk Arrays ....................................................................... 60 5.2.7 5.2.8 Serial ATA and SAS .............................................................................................. 60 Potential External SATA Incompatibility Issues..................................................... 61 5.2.9 5.2.10 Mobile Applications................................................................................................ 61 5.2.11 Port Multiplier Example Applications ..................................................................... 62 Cables and Connectors ........................................................................................................67 Internal cables and connectors...................................................................................... 67 6.1.1 Internal Single Lane Description............................................................................ 67 Connector locations ............................................................................................... 70 6.1.2 Mating interfaces ................................................................................................... 79 6.1.3 Signal cable receptacle connector......................................................................... 83 6.1.4 6.1.5 Signal host plug connector .................................................................................... 85 6.1.6 Backplane connector ............................................................................................. 88 6.1.7 Power cable receptacle connector ........................................................................ 91 6.1.8 Internal single lane cable....................................................................................... 93 6.1.9 Connector labeling................................................................................................. 94 6.1.10 Connector and cable assembly requirements and test procedures ...................... 94 6.1.11 Internal Multilane cables........................................................................................ 98 6.1.12 Mini SATA Internal Multilane ............................................................................... 104 Internal Micro SATA Connector for 1.8” HDD ............................................................. 111 6.2.1 Usage model........................................................................................................ 111 General description.............................................................................................. 111 6.2.2 Connector location............................................................................................... 111 6.2.3 6.2.4 Mating interfaces ................................................................................................. 114 Internal Slimline cables and connectors...................................................................... 120 6.1 6.2 6.3 Serial ATA Revision 3.0 Gold Revision page 5 of 663
更多简介内容

推荐帖子

TUSB9261 -- USB3.0转SATA接口桥接芯片 烧录指南
TUSB9261是TI的一款USB 3.0转SATA接口的桥接芯片,其相关的参考资料如下:http://www.ti.com/product/TUSB9261在使用过程中,因为需要对SPI flash做programming,所以会涉及到一定的操作步骤,很多人对此有些疑虑,其实只需要TUSB9261和USB口设计正确,。特别是在板子设计调试时,需要直接通过板载的方式直接进行SPI flash 烧录
fish001 【微控制器 MCU】
TUSB9261 -- USB3.0转SATA接口桥接芯片 烧录指南
TUSB9261是TI的一款USB 3.0转SATA接口的桥接芯片,其相关的参考资料如下:http://www.ti.com/product/TUSB9261在使用过程中,因为需要对SPI flash做programming,所以会涉及到一定的操作步骤,很多人对此有些疑虑,其实只需要TUSB9261和USB口设计正确,。特别是在板子设计调试时,需要直接通过板载的方式直接进行SPI flash 烧录
fish001 【微控制器 MCU】
TUSB9261 -- USB3.0转SATA接口桥接芯片 烧录指南
TUSB9261是TI的一款USB 3.0转SATA接口的桥接芯片,其相关的参考资料如下:http://www.ti.com/product/TUSB9261在使用过程中,因为需要对SPI flash做programming,所以会涉及到一定的操作步骤,很多人对此有些疑虑,其实只需要TUSB9261和USB口设计正确,。特别是在板子设计调试时,需要直接通过板载的方式直接进行SPI flash 烧录
Jacktang 【微控制器 MCU】
全面解析四种高速存储接口 谁能把SATA拍在沙滩上?
转自http://ee.ofweek.com/2015-12/ART-8110-2809-29035734.html 凭借更快的数据传输速度、更小的空间占用以及更远的传输距离,SATA接口在几年前成功干掉IDE接口,成为了市面上最主流的存储接口。但随着技术的进步与存储厂商的不断发掘,SATA的潜力已经被开发殆尽,已经成为了众所周知的“阻碍固态硬盘发展瓶颈”。 OFweek电子工程网讯 凭借更快
白丁 FPGA/CPLD
PD诱骗器XSP01制作DIY成功,支持PD3.0快充协议,亲测iPhone18W充电头
苹果公司发布iPhone11标配18W充电器后,带动了PD行业的发展,从目前的行情来看,PD协议可能会成为主流了,TYPE-C接口也会成为标配,数据线也要改革了。 话不多说,既然PD充电器这么流行了,就需要用到PD协议测试工具。 外围简单,一个PD诱骗芯片,再加上几个阻容和USB就搞定了。 下面来实测一下。准备一个PD充电器,一个无线充电板,一个测试器。 先
无线充张生 DIY/开源硬件专区
话说mini-SATA
mSATA (mini-SATA)是迷你版本SATA接口,外型和电子介面与mini PCI-E完全相同,但电子信号不同,两者互不兼容。 中文名:迷你版本SATA接口 外文名:mSATA 别称:mini-SATA 公司:SATA协会 分享 概念 mSATA图片 图册 5张 msata是SATA协会(Serial ATA International Organization;S
Sur 综合技术交流

评论


个人中心

意见反馈

求资源

回顶部
电源设计技术资料
点击获取

TI最新应用解决方案

工业电子 汽车电子 个人电子

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

EEWorld电子技术资料下载——分享有价值的资料

北京市海淀区知春路23号集成电路设计园量子银座1305 电话:(010)82350740 邮编:100191

电子工程世界版权所有 京ICP证060456号 京ICP备10001474号 电信业务审批[2006]字第258号函 京公海网安备110108001534 Copyright © 2005-2020 EEWORLD.com.cn, Inc. All rights reserved
$(function(){ var appid = $(".select li a").data("channel"); $(".select li a").click(function(){ var appid = $(this).data("channel"); $('.select dt').html($(this).html()); $('#channel').val(appid); }) })