热搜关键词: 电路基础ADC数字信号处理封装库PLC

pdf

Tiny210V2_V1.0_120713_sch

  • 1星
  • 2014-08-28
  • 387.24KB
  • 需要1积分
  • 10次下载
标签: Tiny210V2

Tiny210V2

Tiny210原理图

5
4
3
2
1
Revision History
D
Index
D
Revision
1.0
Date
2010-12-9
初初初初
Comments
01:Revision History and Index
02:Function Block Diagram
03:S5PV210 (SYS)/Boot Option
04:S5PV210(Memory)
05:S5PV210 (Media)
06:S5PV210 (Power)
1
2
3
4
5
6
7
8
9
10
11
12
13
B
C
C
07:NAND
Flash
08:Memory(DDR2)
09:Reset/JTAG/Clock
10: Audio
11:system power
12:board connector
13:ID Mark/Fixed Hold
B
A
A
Title
Size
A3
Date:
5
4
3
2
Document Number
<Doc>
Wednesday, October 31, 2012
Sheet
1
Rev
1
of
14
5
4
3
2
1
D
D
NAND Flash
单单单
(4片DDR2,32bit,256MByte, 512Mbyte兼
兼兼兼
)
C
C
Reset
S5PV210
2
35x2 2.0mm双
排双
连连连
B
B
WM8960
Audio
CODEC
Power
核核核核核核核
75mmx75mm
周周
4
50x2 2.0mm双
排双连连连
A
A
Title
Size
A3
Date:
5
4
3
2
Document Number
<Doc>
Wednesday, October 31, 2012
Sheet
1
Rev
2
of
14
5
4
3
2
1
BootingMode Option
VDD_SYS_3.3V
U1A
R2 R3 R4 R5 R6 R7
[13]
[13]
D
XuRXD0
XuTXD0
XuCTSn0
XuRTSn0
XuRXD1
XuTXD1
XuCTSn1
XuRTSn1
C8
D8
D9
A7
G10
F10
B8
E10
AC20
AC14
AC13
AB13
XuRXD0/GPA0_0
XuTXD0/GPA0_1
XuCTSn0/GPA0_2
XuRTSn0/GPA0_3
XuRXD1/GPA0_4
XuTXD1/GPA0_5
XuCTSn1/GPA0_6
XuRTSn1/GPA0_7
[JTAG]
UART/IrDA
[13]
[13]
[13]
[13]
[13]
[13]
XuRXD2
XuTXD2
XjTRSTn
XjTMS
XjTCK
XjTDI
XjTDO
XjDBGSEL
XOM0
XOM1
XOM2
XOM3
XOM4
XOM5
XXTI
XXTO
XusbXTI
XusbXTO
XCLKOUT
XhdmiXTI
XhdmiXTO
XnWRESET
XnRESET
XnRSTOUT
XPWRRGTON
P5
R5
U4
T5
W3
P3
T23
T22
V23
U21
V25
V24
U24
U25
AD20
AE20
AE24
Y2
Y1
T21
U23
T20
U22
T24
T25
R22
AD4
E8
B9
A8
F12
R1
XjTRSTn [9]
XjTMS [9]
XjTCK [9]
XjTDI [9]
XjTDO
100K
[9]
XOM0
XOM1
XOM2
XOM3
XOM4
XOM5
XXTI [9]
XXTO [9]
XusbXTI [9]
XusbXTO [9]
XhdmiXTI [9]
XhdmiXTO [9]
XnRESET
[9]
10K/NC
10K
XOM0
XOM1
XOM2
XOM3
XOM4
XOM5
XM1 , XM2, XM3
SD
启启启启
10K
10K/NC
10K/NC 10K/NC
R8
R9
R10
R11
R12
R13
10K
10K/NC
10K/NC
10K
10K
10K
DGND
D
DGND
XuRXD2/UART_AUDIO_RXD/GPA1_0
XuTXD2/UART_AUDIO_TXD/GPA1_1
XuRXD3/CTSn2/UART_AUDIO_CTSn/GPA1_2
XuTXD3/RTSn2/UART_AUDIO_RTSn/GPA1_3
XspiCLK0/GPB0
XspiCSn0/GPB1
XspiMISO0/GPB2
XspiMOSI0/GPB3
XspiCLK1/GPB4
XspiCSn1/GPB5
XspiMISO1/GPB6
XspiMOSI1/GPB7
XuhDP
XuhDM
XuhREXT
XuhPWREN
XuhOVERCUR
XuoDP
XuoDM
XuoREXT
XuoID
XuoVBUS
XuoDRVVBUS
XOM[5:0]
[13] XuRXD3
[13] XuTXD3
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
DGND
XspiCLK0
XspiCS0
XspiMISO0
XspiMOSI0
XspiCLK1
XspiCS1
XspiMISO1
XspiMOSI1
XuhDP
XuhDM
VDD_SYS_3.3V
U51
VDD_SYS_3.3V
TP27
B7
E9
J9
J11
G12
B11
G13
A11
AE19
AD19
AC17
AD23
AC22
AD21
AE21
AE18
AD18
AC18
AC19
AD2
AC4
AE3
AE2
AD3
AC3
AA3
AD1
AB3
AC2
AA5
AB4
AA2
AA1
AB1
AB2
AC1
B5
E6
F7
C5
A5
D6
C6
B6
F8
C7
D7
E7
A6
F9
Y6
W6
AA4
Y4
Y5
Y3
W4
A9
D10
E11
B10
C10
D11
A10
[CLOCK]
SYSTEM
HS-SPI
[RESET]
1
XCLKOUT
TP1
CLKOUT
R24
10K
VDD_5V
XOM1
nc
VCC
A
Y
GND
74LVC1G04
5
4
R33
R53
0R
0R
XOM2
XOM3
2
3
13]
XuoDRVVBUS
XnWRESET
XnRSTOUT
[11,13]
R68 0R/NC
XrtcXTI [9]
XrtcXTO [9]
R124
TP4
RTCCLKOUT
R55
10K
XPWRRGTON
DGND
[12,13]
XOM1
R86
0R
OM0
OM1
OM2
OM3
OM4
OM5
BOOT_CS
[13]
C
VDD_SYS_3.3V
R89 44.2R,1%
XuhPWREN
XuhOVERCUR
[13]
[13]
XuoDP
XuoDM
USB HOST2.0
XrtcXTI
XrtcXTO
XRTCCLKO
10K/NC
XOM0
XOM1
XOM2
XOM3
XOM4
XOM5
C
R31
10K/NC
DGND
XRTCCLKO
R87
0R
DGND
DGND
[13]
XuoID
R88 44.2R,1%
[13] XuoVBUS
[13] XuoDRVVBUS
USB OTG 2.0
XefFSOURCE
XpwmTOUT0/GPD0_0
XpwmTOUT1/GPD0_1
XpwmTOUT2/GPD0_2
XpwmTOUT3/PWM_MIE/GPD20_3
XpwmTOUT0 [13]
XpwmTOUT1 [13]
XpwmTOUT2
XpwmTOUT3/PWM_MIE
R34
10K
[10]
[10]
[10]
[10]
[10]
Audio_Xi2sSCLK0
Audio_Xi2sCDCLK0
Audio_Xi2sLRCK0
Audio_Xi2sSDI0
Audio_Xi2sSDO0_0
DGND
Xi2sCLK1/PCM_SCLK1/AC97_BITCLK
Xi2sCDCLK1/PCM_EXTCLK1/AC97_RESETn
Xi2sLRCK1/PCM_FSYNC1/AC97_SYNC
Xi2sSDI1/PCM_SIN1/AC97_SDI
Xi2sSDO1/PCM_SOUT1/AC97_SDO
XpcmSCLK0/SPDIF_OUT0/Xi2sSCLK2
XpcmEXTCLK0/SPDIF_EXTCLK/Xi2sCDCLK2
XpcmFSYNC0/LCD_FRM/Xi2sLRCK2
XpcmSIN0/Xi2sSDI2
XpcmSOUT0/Xi2sSDO2
[13]
[13]
[13]
[13]
[13]
[13]
[13]
XmmcCLK0
XmmcCMD0
Xmmc0CDn
Xmmc0DATA0
Xmmc0DATA1
Xmmc0DATA2
Xmmc0DATA3
XmmcCLK1
XmmcCMD1
XmmcCDn1
Xmmc1DATA0
Xmmc1DATA1
Xmmc1DATA2
Xmmc1DATA3
[13] Xmmc2CLK/SPI_CLK2
[13] Xmmc2CMD/SPI_CSn2
[13] Xmmc2CDn/SPI_MISO2
[13] Xmmc2DATA0/SPI_MOSI2
[13] Xmmc2DATA1
[13] Xmmc2DATA2
[13] Xmmc2DATA3
Xmmc3CLK
Xmmc3CMD
Xmmc3CDn
Xmmc3DATA0/Xmmc2DATA4
Xmmc3DATA1/Xmmc2DATA5
Xmmc3DATA2/Xmmc2DATA6
Xmmc3DATA3/Xmmc2DATA7
Xi2sSCLK0/PCM_SCLK2
Xi2sCDCLK0/PCM_EXTCLK2
Xi2sLRCK0/PCM_FSYNC2
Xi2sSDI0/PCM_SIN2
Xi2sSDO0_0/PCM_SOUT2
Xi2sSDO0_1
Xi2sSDO0_2
PWM Timer
XEINT0/GPH0_0
XEINT1/GPH0_1
XEINT2/GPH0_2
XEINT3/GPH0_3
XEINT4/GPH0_4
XEINT5/GPH0_5
XEINT6/GPH0_6
XEINT7/GPH0_7
XEINT8/GPH1_0
XEINT9/GPH1_1
XEINT10/GPH1_2
XEINT11/GPH1_3
XEINT12/HDMI_CEC/GPH1_4
XEINT13/HDMI_HPD/GPH1_5
XEINT14/GPH1_6
XEINT15/GPH1_7
XEINT16/KP_COL0/GPH2_0
XEINT17/KP_COL1/GPH2_1
XEINT18/KP_COL2/GPH2_2
XEINT19/KP_COL3/GPH2_3
XEINT20/KP_COL4/GPH2_4
XEINT21/KP_COL5/GPH2_5
XEINT22/KP_COL6/GPH2_6
XEINT23/KP_COL7/GPH2_7
XEINT24/KP_ROW0/GPH3_0
XEINT25/KP_ROW1/GPH3_1
XEINT26/KP_ROW2/GPH3_2
XEINT27/KP_ROW3/GPH3_3
XEINT28/KP_ROW4/GPH3_4
XEINT29/KP_ROW5/GPH3_5
XEINT30/KP_ROW6/GPH3_6
XEINT31/KP_ROW7/GPH3_7
Xi2cSDA0/GPD1_0
Xi2cSCL0/GPD1_1
Xi2cSDA1/GPD1_2
Xi2cSCL1/GPD1_3
Xi2cSDA2/IEM_SCLK/GPD1_4
Xi2cSCL2/IEM_SPWI/GPD1_5
Y21
W25
W23
Y25
AA22
W24
W21
AA25
V20
V22
Y24
W22
AA24
AC23
AB25
W20
U20
Y23
V21
AB24
AA21
AA23
AC25
Y20
AC24
AB22
AD25
Y22
AD24
AA20
Y19
AB23
F11
C9
AE23
AD22
AC16
AE22
R90
R91
R14
R15
R16
R17
XEINT0 [13]
XEINT1 [13]
XEINT2 [13]
XEINT3 [13]
XEINT4 [13]
XEINT5 [13]
XEINT6 [13]
XEINT7 [11]
XEINT8 [13]
XEINT9
XEINT10 [13]
XEINT11 [13]
XEINT12/HDMI_CEC
XEINT13/HDMI_HPD
XEINT14 [13]
XEINT15 [13]
XEINT16/KP_COL0
XEINT17/KP_COL1
XEINT18/KP_COL2
XEINT19/KP_COL3
XEINT20/KP_COL4
XEINT21/KP_COL5
XEINT22/KP_COL6
XEINT23/KP_COL7
XEINT24/KP_ROW0
XEINT25/KP_ROW1
XEINT26/KP_ROW2
XEINT27/KP_ROW3
XEINT28/KP_ROW4
XEINT29/KP_ROW5
XEINT30/KP_ROW6
XEINT31/KP_ROW7
启启启启
SDBOOT
Nand 2KB,
5cycle
(Nand 8bit ECC)
Nand 4KB,
5cycle
(Nand 8bit ECC)
Nand 4KB,
5cycle (default)
(Nand 16bit ECC)
OM5
0
0
OM4
0
0
XOM5
XOM4
XOM3
XOM2
XOM1
XOM0
OM3
1
0
OM2
1
0
[SYSTEM
OPTION]
XOM1
XOM2
XOM3
OM1
0
1
OM0
0
0
I2S/PCM/AC97
Xi2sSCLK1/PCM_SCLK1/AC97BITCLK/GPC0_0
Xi2sCDCLK1/PCM_EXTCLK1/AC97RESETn/GPC0_1
Xi2sLRCK1/PCM_FSYNC1/AC97SYNC/GPC0_2
Xi2sSDI1/PCM_SIN1/AC97SDI/GPC0_3
Xi2sSDO1/PCM_SOUT1/AC97SDO/GPC0_4
XpcmSCLK0/SPDIF_OUT0/Xi2sSCLK2/GPC1_0
XpcmEXTCLK0/SPDIF_EXTCLK/Xi2sCDCLK2/GPC1_1
XpcmFSYNC0/LCD_FRM/Xi2sLRCK2/GPC1_2
XpcmSIN0/Xi2sSDI2/GPC1_3
XpcmSOUT0/Xi2sSDO2/GPC1_4
XmmcCLK0/GPG0_0
XmmcCMD0/GPG0_1
Xmmc0CDn/GPG0_2
Xmmc0DATA0/GPG0_3
Xmmc0DATA1/GPG0_4
Xmmc0DATA2/GPG0_5
Xmmc0DATA3/GPG0_6
0
0
0
0
0
0
1
1
0
1
0
0
EINT
KEYPAD
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
Xi2cSDA0
Xi2cSCL0
Xi2cSDA1
Xi2cSCL1
Xi2cSDA2
Xi2cSCL2
4.7K
4.7K
4.7K
4.7K
4.7K
4.7K
[10,13]
[10,13]
[13]
[13]
[13]
[13]
VDD_SYS_3.3V
B
B
HS-MMC
Xmmc1CLK/GPG1_0
Xmmc1CMD/GPG1_1
Xmmc1CDn/GPG1_2
Xmmc1DATA0/Xmmc0DATA4/GPG1_3
Xmmc1DATA1/Xmmc0DATA5/GPG1_4
Xmmc1DATA2/Xmmc0DATA6/GPG1_5
Xmmc1DATA3/Xmmc0DATA7/GPG1_6
Xmmc2CLK/SPI_CLK2/GPG2_0
Xmmc2CMD/SPI_CSn2/GPG2_1
Xmmc2CDn/SPI_MISO2/GPG2_2
Xmmc2DATA0/SPI_MOSI2/GPG2_3
Xmmc2DATA1/GPG2_4
Xmmc2DATA2/GPG2_5
Xmmc2DATA3/GPG2_6
Xmmc3CLK/GPG3_0
Xmmc3CMD/GPG3_1
Xmmc3CDn
Xmmc3DATA0/Xmmc2DATA4/GPG3_3
Xmmc3DATA1/Xmmc2DATA5/GPG3_4
Xmmc3DATA2/Xmmc2DATA6/GPG3_5
Xmmc3DATA3/Xmmc2DATA7/GPG3_6
I2C
EPLL Filter
NC/EPLL(evt1)
R21
C1
1.8nF
DGND
A
A
S5PV210
Title
Size
A3
Date:
5
4
3
2
Document Number
Wednesday, October 31, 2012
Sheet
1
Rev
3
of
14
5
4
3
2
1
U1B
[11,13]
Xm0ADDR[15:0]
Xm0ADDR0
Xm0ADDR1
Xm0ADDR2
Xm0ADDR3
Xm0ADDR4
Xm0ADDR5
Xm0ADDR6
Xm0ADDR7
Xm0ADDR8
Xm0ADDR9
Xm0ADDR10
Xm0ADDR11
Xm0ADDR12
Xm0ADDR13
Xm0ADDR14
Xm0ADDR15
Xm0DATA0
Xm0DATA1
Xm0DATA2
Xm0DATA3
Xm0DATA4
Xm0DATA5
Xm0DATA6
Xm0DATA7
Xm0DATA8
Xm0DATA9
Xm0DATA10
Xm0DATA11
Xm0DATA12
Xm0DATA13
Xm0DATA14
Xm0DATA15
Xm1ADDR0
Xm1ADDR1
Xm1ADDR2
Xm1ADDR3
Xm1ADDR4
Xm1ADDR5
Xm1ADDR6
Xm1ADDR7
Xm1ADDR8
Xm1ADDR9
Xm1ADDR10
Xm1ADDR11
Xm1ADDR12
Xm1ADDR13
[8] Xm1BA0
[8] Xm1BA1
[8] Xm1CASn
[8] Xm1RASn
[8] Xm1WEn
[8] Xm1CKE0
[8] Xm1ADDR14
[8]
[8]
[8]
[8]
[8]
Xm1CSn0
[8]
Xm1DQSn0
[8]
Xm1DQSn1
[8]
Xm1DQSn2
[8]
Xm1DQSn3
[8]
[8]
[8]
[8]
[8] Xm1SCLK
[8] Xm1SCLKn
[8]
Xm1DATA[7:0]
Xm1DATA0
Xm1DATA1
Xm1DATA2
Xm1DATA3
Xm1DATA4
Xm1DATA5
Xm1DATA6
Xm1DATA7
Xm1DATA8
Xm1DATA9
Xm1DATA10
Xm1DATA11
Xm1DATA12
Xm1DATA13
Xm1DATA14
Xm1DATA15
Xm1DATA16
Xm1DATA17
Xm1DATA18
Xm1DATA19
Xm1DATA20
Xm1DATA21
Xm1DATA22
Xm1DATA23
Xm1DATA24
Xm1DATA25
Xm1DATA26
Xm1DATA27
Xm1DATA28
Xm1DATA29
Xm1DATA30
Xm1DATA31
Xm1DM0
Xm1DM1
Xm1DM2
Xm1DM3
Xm1DQS3
Xm1DQS2
Xm1DQS1
Xm1CSn1/BA2
[8] Xm1DQS0
VDD_SYS_3.3V
D
K5
L7
J4
H5
J6
K4
K6
J5
H4
G4
J3
K7
H6
G5
F4
H3
K3
L3
L5
M4
N1
N2
P1
N4
L1
L2
L4
M1
M3
M5
N5
P2
E21
E20
E17
E15
D18
F15
D19
D20
E18
F16
F19
F14
E19
F18
E16
D21
F17
E12
G17
G15
G16
G18
G14
B22
A22
B18
A18
A15
B15
D12
C12
C21
D17
D14
C11
A16
B16
A24
C22
B23
A23
B21
A21
C20
C19
B19
B20
A20
A19
C18
A17
B17
C17
D16
C16
D15
C15
E13
E14
F13
C14
D13
B14
A14
C13
B13
A13
B12
A12
Xm0ADDR0/MP04_0
Xm0ADDR1/MP04_1
Xm0ADDR2/MP04_2
Xm0ADDR3/MP04_3
Xm0ADDR4/MP04_4
Xm0ADDR5/MP04_5
Xm0ADDR6/MP04_6
Xm0ADDR7/MP04_7
Xm0ADDR8/MP05_0
Xm0ADDR9/MP05_1
Xm0ADDR10/MP05_2
Xm0ADDR11/MP05_3
Xm0ADDR12/MP05_4
Xm0ADDR13/MP05_5
Xm0ADDR14/MP05_6
Xm0ADDR15/MP05_7
Xm0DATA0/MP06_0
Xm0DATA1/MP06_1
Xm0DATA2/MP06_2
Xm0DATA3/MP06_3
Xm0DATA4/MP06_4
Xm0DATA5/MP06_5
Xm0DATA6/MP06_6
Xm0DATA7/MP06_7
Xm0DATA8/MP07_0
Xm0DATA9/MP07_1
Xm0DATA10/MP07_2
Xm0DATA11/MP07_3
Xm0DATA12/MP07_4
Xm0DATA13/MP07_5
Xm0DATA14/MP07_6
Xm0DATA15/MP07_7
Xm1ADDR0
Xm1ADDR1
Xm1ADDR2
Xm1ADDR3
Xm1ADDR4
Xm1ADDR5
Xm1ADDR6
Xm1ADDR7
Xm1ADDR8
Xm1ADDR9
Xm1ADDR10
Xm1ADDR11
Xm1ADDR12
Xm1ADDR13
Xm1BA0
Xm1BA1
Xm1CASn
Xm1RASn
Xm1WEn
Xm1CKE0
Xm1CKE1/ADDR14
Xm1CSn0
Xm1CSn1
Xm1DQS0
Xm1DQSn0
Xm1DQS1
Xm1DQSn1
Xm1DQS2
Xm1DQSn2
Xm1DQS3
Xm1DQSn3
Xm1DM0
Xm1DM1
Xm1DM2
Xm1DM3
Xm1SCLK
Xm1SCLKn
Xm1DATA0
Xm1DATA1
Xm1DATA2
Xm1DATA3
Xm1DATA4
Xm1DATA5
Xm1DATA6
Xm1DATA7
Xm1DATA8
Xm1DATA9
Xm1DATA10
Xm1DATA11
Xm1DATA12
Xm1DATA13
Xm1DATA14
Xm1DATA15
Xm1DATA16
Xm1DATA17
Xm1DATA18
Xm1DATA19
Xm1DATA20
S5PV210
Xm1DATA21
Xm1DATA22
Xm1DATA23
Xm1DATA24
Xm1DATA25
Xm1DATA26
Xm1DATA27
Xm1DATA28
Xm1DATA29
Xm1DATA30
Xm1DATA31
Memory
Port0
[7,11,13]
Xm0DATA[15:0]
Xm0CSn0/MP01_0
Xm0CSn1/MP01_1
Xm0CSn2/NFCSn0/MP01_2
Xm0CSn3/NFCSn1/MP01_3
Xm0CSn4/NFCSn2/ONANDXL_CSn0/MP01_4
Xm0CSn5/NFCSn3/ONANDXL_CSn1/MP01_5
Xm0OEn/MP01_6
Xm0WEn/MP01_7
Xm0BE0/MP02_0
Xm0BE1/MP02_1
Xm0WAITn/MP02_2
Xm0DATA_RDn/MP02_3
Xm0FCLE/ONDXL_AVD/MP03_0
Xm0FALE/ONDXL_SMCLK/MP03_1
Xm0FWEn/ONDXL_RPn/MP03_2
Xm0FREn/MP03_3
Xm0FRnB0/ONDXL_INT0/MP03_4
Xm0FRnB1/ONDXL_INT1/MP03_5
Xm0FRnB2/MP03_6
Xm0FRnB3/MP03_7
U3
T4
J1
N9
N3
N7
R4
P4
T3
N6
W2
M7
K1
K2
J2
M2
R3
M6
V3
L6
Xm0CSn0 [13]
Xm0CSn1 [11]
Xm0CSn2/NFCSn0
Xm0CSn3/NFCSn1
Xm0OEn [11,13]
Xm0WEn [11,13]
Xm0BE0
4.7K
4.7K
4.7K
R46
[7]
[7]
R56
4.7K
R48
R47
R45
4.7K
Xm0WAITn
Xm0DATA_RDn
Xm0FCLE/ONDAVD
Xm0FALE/ONDSMCLK
Xm0FWEn/ONDRPn
Xm0FREn [7]
[7]
[7]
[7]
Xm0FRnB0/ONDXL_INT0
Xm0FRnB1/ONDXL_INT1
Xm0FRnB2
Xm0FRnB3
[7]
D
XDDR2SEL
AB18
XDDR2SEL
[8]
[8]
Xm1ADDR[13:0]
Xm2ADDR[13:0]
C
Memory
Port1
Memory
Port2
Xm1ADDR14
B
Xm2ADDR0
Xm2ADDR1
Xm2ADDR2
Xm2ADDR3
Xm2ADDR4
Xm2ADDR5
Xm2ADDR6
Xm2ADDR7
Xm2ADDR8
Xm2ADDR9
Xm2ADDR10
Xm2ADDR11
Xm2ADDR12
Xm2ADDR13
Xm2BA0
Xm2BA1
Xm2BA2
Xm2RASn
Xm2WEn
Xm2CKE0
Xm2CKE1/ADDR14
Xm2CSn0
Xm2CSn1
Xm2DQS0
Xm2DQSn0
Xm2DQS1
Xm2DQSn1
Xm2DQS2
Xm2DQSn2
Xm2DQS3
Xm2DQSn3
Xm2DM0
Xm2DM1
Xm2DM2
Xm2DM3
Xm2SCLK
Xm2SCLKn
Xm2DATA0
Xm2DATA1
Xm2DATA2
Xm2DATA3
Xm2DATA4
Xm2DATA5
Xm2DATA6
Xm2DATA7
Xm2DATA8
Xm2DATA9
Xm2DATA10
Xm2DATA11
Xm2DATA12
Xm2DATA13
Xm2DATA14
Xm2DATA15
Xm2DATA16
Xm2DATA17
Xm2DATA18
Xm2DATA19
Xm2DATA20
Xm2DATA21
Xm2DATA22
Xm2DATA23
Xm2DATA24
Xm2DATA25
Xm2DATA26
Xm2DATA27
Xm2DATA28
Xm2DATA29
Xm2DATA30
Xm2DATA31
L20
L19
L21
R23
F21
F20
H22
J19
G20
H19
K22
H23
J22
H20
J20
K20
J23
J21
P22
J24
G21
N21
K21
N24
N25
L24
L25
F24
F25
C24
C25
P25
L22
H21
E22
G24
G25
P23
R24
R25
P24
N23
M22
N22
M23
M21
M24
L23
M25
K25
K23
J25
K24
H25
H24
G23
G22
F23
E25
E24
E23
D25
D24
D23
F22
D22
B25
C23
B24
Xm2ADDR0
Xm2ADDR1
Xm2ADDR2
Xm2ADDR3
Xm2ADDR4
Xm2ADDR5
Xm2ADDR6
Xm2ADDR7
Xm2ADDR8
Xm2ADDR9
Xm2ADDR10
Xm2ADDR11
Xm2ADDR12
Xm2ADDR13
Xm2BA0
Xm2BA1
Xm2CASn
Xm2RASn
Xm2WEn
Xm2CKE0
Xm2CKE1/ADDR14
Xm2CSn0
Xm2CSn1
Xm2DQS0
Xm2DQSn0
Xm2DQS1
Xm2DQSn1
Xm2DQS2
Xm2DQSn2
Xm2DQS3
Xm2DQSn3
Xm2DM0
Xm2DM1
Xm2DM2
Xm2DM3
Xm2SCLK
Xm2SCLKn
Xm2DATA0
Xm2DATA1
Xm2DATA2
Xm2DATA3
Xm2DATA4
Xm2DATA5
Xm2DATA6
Xm2DATA7
Xm2DATA8
Xm2DATA9
Xm2DATA10
Xm2DATA11
Xm2DATA12
Xm2DATA13
Xm2DATA14
Xm2DATA15
Xm2DATA16
Xm2DATA17
Xm2DATA18
Xm2DATA19
Xm2DATA20
Xm2DATA21
Xm2DATA22
Xm2DATA23
Xm2DATA24
Xm2DATA25
Xm2DATA26
Xm2DATA27
Xm2DATA28
Xm2DATA29
Xm2DATA30
Xm2DATA31
Xm2DATA[7:0]
C
B
[8]
Xm1DATA[15:8]
Xm2DATA[15:8]
[8]
Xm1DATA[23:16]
Xm2DATA[23:16]
[8]
A
Xm1DATA[31:24]
Xm2DATA[31:24]
A
Title
Size
A3
Date:
Document Number
<Doc>
Wednesday, October 31, 2012
Sheet
1
Rev
4
of
14
5
4
3
2
5
4
3
2
1
U1C
R62
R64
R66
R67
22R
22R
22R
22R
[13]
D
VD[23:0]
[13]
[13]
[13]
[13]
VD0
VD1
VD2
VD3
VD4
VD5
VD6
VD7
VD8
VD9
VD10
VD11
VD12
VD13
VD14
VD15
VD16
VD17
VD18
VD19
VD20
VD21
VD22
VD23
HS
VS
DE
LCDCLK
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
200R
AA13
Y10
AB10
AA10
AA9
AB9
AB8
AB7
Y9
AB6
AE7
AC9
AA8
W9
AE6
AC8
Y8
AC7
AD6
AE5
AD7
AA7
AD5
AA6
AB5
AC5
AC6
Y7
W8
AE4
XvHSYNC/SYSCS0/VENHSYNC/GPF0_0
XvVSYNC/SYSCS1/VENVSYNC/GPF0_1
XvVDEN/SYSRS/VENHREF/GPF0_2
XvVCLK/SYSWE/V601CLK/GPF0_3
XvVD0/SYSD0/VEND0/GPF0_4
XvVD1/SYSD1/VEND1/GPF0_5
XvVD2/SYSD2/VEND2/GPF0_6
XvVD3/SYSD3/VEND3/GPF0_7
XvVD4/SYSD4/VEND4/GPF1_0
XvVD5/SYSD5/VEND5/GPF1_1
XvVD6/SYSD6/VEND6/GPF1_2
XvVD7/SYSD7/VEND7/GPF1_3
XvVD8/SYSD8/V656D0/GPF1_4
XvVD9/SYSD9/V656D1/GPF1_5
XvVD10/SYSD10/V656D2/GPF1_6
XvVD11/SYSD11/V656D3/GPF1_7
XvVD12/SYSD12/V656D4/GPF2_0
XvVD13/SYSD13/V656D5/GPF2_1
XvVD14/SYSD14/V656D6/GPF2_2
XvVD15/SYSD15/V656D7/GPF2_3
XvVD16/SYSD16/GPF2_4
XvVD17/SYSD17/GPF2_5
XvVD18/SYSD18/GPF2_6
XvVD19/SYSD19/GPF2_7
XvVD20/SYSD20/GPF3_0
XvVD21/SYSD21/GPF3_1
XvVD22/SYSD22/GPF3_2
XvVD23/SYSD23/V656_CLK/GPF3_3
VSYNC_LDI/GPF3_4
SYS_OE/VEN_FIELD/GPF3_5
[DSI]
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
RN-8P4R-19P7X50A
5
5
6
7
6
8
8
8
8
5
6
7
7
6
8
7
5
8
6
5
7
5
7
6
4
4
3
2
3
1
1
1
1
4
3
2
2
3
1
2
4
1
3
4
2
4
2
3
RN3D
RN5D
RN3C
RN3B
RN5C
RN4A
RN7A
RN6A
RN5A
RN4D
RN7C
RN6B
RN5B
RN6C
RN8A
RN8B
RN6D
RN3A
RN8C
RN7D
RN7B
RN8D
RN4B
RN4C
MIPI-DSI/CSI
[CSI]
XmipiMDPCLK
XmipiMDNCLK
XmipiMDP0
XmipiMDN0
XmipiMDP1
XmipiMDN1
XmipiMDP2
XmipiMDN2
XmipiMDP3
XmipiMDN3
XmipiSDPCLK
XmipiSDNCLK
XmipiSDP0
XmipiSDN0
XmipiSDP1
XmipiSDN1
XmipiSDP2
XmipiSDN2
XmipiSDP3
XmipiSDN3
XmipiVREG_0P4V
XhdmiTX0P
XhdmiTX0N
XhdmiTX1P
XhdmiTX1N
XhdmiTX2P
XhdmiTX2N
XhdmiTXCP
XhdmiTXCN
XhdmiREXT
AE15
AD15
AE17
AD17
AE16
AD16
AE14
AD14
AE13
AD13
AD10
AE10
AD12
AE12
AD11
AE11
AD9
AE9
AD8
AE8
AC15
T2
T1
U2
U1
V2
V1
R2
R1
W1
H1
G6
E4
H7
G1
H2
F5
D5
F6
G2
F1
G3
E5
F2
F3
E2
E1
D3
D1
E3
D2
C1
C2
D4
B1
C3
C4
B2
B3
A2
G8
B4
G9
A3
A4
XmipiMDPCLK [13]
XmipiMDNCLK [13]
XmipiMDP0 [13]
XmipiMDN0 [13]
XmipiMDP1 [13]
XmipiMDN1 [13]
XmipiMDP2 [13]
XmipiMDN2 [13]
XmipiMDP3 [13]
XmipiMDN3 [13]
XmipiSDPCLK
XmipiSDNCLK
XmipiSDP0
XmipiSDN0
XmipiSDP1
XmipiSDN1
XmipiSDP2
XmipiSDN2
XmipiSDP3
XmipiSDN3
C4
2nF
DGND
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
D
LCDC
HDMI
XhdmiTX0P
XhdmiTX0N
XhdmiTX1P
XhdmiTX1N
XhdmiTX2P
XhdmiTX2N
XhdmiTXCP
XhdmiTXCN
R57
4.7K
C
DGND
C
TP13
XADCOUT
VDD_DAC_AP
R25
C5
104
XdacOUT
DACVREF
TP5
0R
XadcAIN0
XadcAIN1
XadcAIN2
XadcAIN3
XadcAIN4
XadcAIN5
[13] XadcAIN6_YM
[13] XadcAIN7_YP
[13] XadcAIN8_XM
[13] XadcAIN9_XP
[13]
[13]
AC11
AC12
AB11
AC10
Y11
W12
Y12
AA12
AA11
AB12
U5
W5
V5
V4
XadcAIN0
XadcAIN1
XadcAIN2
XadcAIN3
XadcAIN4
XadcAIN5
XadcAIN6
XadcAIN7
XadcAIN8
XadcAIN9
XdacOUT
XdacIREF
XdacVREF
XdacCOMP
TouchScreen
ADC
TVOUT
DAC
R26
1.2K,1%
C6
104
R27
75,1%
[13] CAM_A_PCLK
[13] CAM_A_VSYNC
[13] CAM_A_HREF
AC21
AA14
AB14
AB15
AB16
AB20
AA19
AB21
Y18
AB17
AA17
AA18
AB19
XciPCLK/GPE0_0
XciVSYNC/GPE0_1
XciHREF/GPE0_2
XciYDATA0/GPE0_3
XciYDATA1/GPE0_4
XciYDATA2/GPE0_5
XciYDATA3/GPE0_6
XciYDATA4/GPE0_7
XciYDATA5/GPE1_0
XciYDATA6/GPE1_1
XciYDATA7/GPE1_2
XciCLKenb/GPE1_3
XciFIELD/GPE1_4
DGND
DGND
B
DGND
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
[13]
CAM_A_D0
CAM_A_D1
CAM_A_D2
CAM_A_D3
CAM_A_D4
CAM_A_D5
CAM_A_D6
CAM_A_D7
CAM_A_CLKenb
CAM_A_FIELD
CAM
(VDD_CAM)
Modem
Camera B
XmsmDATA0/KP_COL_1/CF_DATA0/MHL_D7/GPJ2_0
CF
XmsmDATA1/KP_COL_2/CF_DATA1/MHL_D8/GPJ2_1
MHL
XmsmDATA2/KP_COL_3/CF_DATA2/MHL_D9/GPJ2_2
XmsmDATA3/KP_COL_4/CF_DATA3/MHL_D10/GPJ2_3
Key
XmsmDATA4/KP_COL_5/CF_DATA4/MHL_D11/GPJ2_4
SROM
XmsmDATA5/KP_COL_6/CF_DATA5/MHL_D12/GPJ2_5
XmsmDATA6/KP_COL_7/CF_DATA6/MHL_D13/GPJ2_6
addr[16:22]
XmsmDATA7/KP_ROW_0/CF_DATA7/MHL_D14/GPJ2_7
(VDD_MODEM)
XmsmDATA8/KP_ROW_1/CF_DATA8/MHL_D15/GPJ3_0
XmsmDATA9/KP_ROW_2/CF_DATA9/MHL_D16/GPJ3_1
XmsmDATA10/KP_ROW_3/CF_DATA10/MHL_D17/GPJ3_2
XmsmDATA11/KP_ROW_4/CF_DATA11/MHL_D18/GPJ3_3
XmsmDATA12/KP_ROW_5/CF_DATA12/MHL_D19/GPJ3_4
XmsmDATA13/KP_ROW_6/CF_DATA13/MHL_D20/GPJ3_5
XmsmDATA14/KP_ROW_7/CF_DATA14/MHL_D21/GPJ3_6
XmsmDATA15/KP_ROW_8/CF_DATA15/MHL_D22/GPJ3_7
XmsmADDR0/CAM_B_D0/CF_ADDR0/MIPI_BYTE_CLK/GPJ0_0
XmsmADDR1/CAM_B_D1/CF_ADDR1/MIPI_ESC_CLK/GPJ0_1
XmsmADDR2/CAM_B_D2/CF_ADDR2/TS_CLK/GPJ0_2
XmsmADDR3/CAM_B_D3/CF_IORDY/TS_SYNC/GPJ0_3
XmsmADDR4/CAM_B_D4/CF_INTRQ/TS_VAL/GPJ0_4
XmsmADDR5/CAM_B_D5/CF_DMARQ/TS_DATA/GPJ0_5
XmsmADDR6/CAM_B_D6/CF_DRESETN/TS_ERROR/GPJ0_6
XmsmADDR7/CAM_B_D7/CF_DMACKN/MHL_D0/GPJ0_7
XmsmADDR8/CAM_B_PCLK/SROM_ADDR16/MHL_D1/GPJ1_0
XmsmADDR9/CAM_B_VSYNC/SROM_ADDR17/MHL_D2/GPJ1_1
XmsmADDR10/CAM_B_HREF/SROM_ADDR18/MHL_D3/GPJ1_2
XmsmADDR11/CAM_B_FIELD/SROM_ADDR19/MHL_D4/GPJ1_3
XmsmADDR12/CAM_B_CLKOUT/SROM_ADDR20/MHL_D5/GPJ1_4
XmsmADDR13/KP_COL_0/SROM_ADDR21/MHL_D6/GPJ1_5
PCB1
CAM_B_D0 [13]
CAM_B_D1 [13]
CAM_B_D2 [13]
CAM_B_D3 [13]
CAM_B_D4 [13]
CAM_B_D5 [13]
CAM_B_D6 [13]
CAM_B_D7 [13]
CAM_B_PCLK [13]
CAM_B_VSYNC [13]
CAM_B_HREF [13]
CAM_B_FIELD [13]
CAM_B_CLKOUT [13]
GPJ3_2
camera B
PCB2
PCB3
LED1 [13]
LED
LED2 [13]
LED3 [13]
LED4 [13]
CAMERA_A_GPIO0
CAMERA_A_GPIO1
CAMERA_A_GPIO2
camera
控控
CAMERA_B_GPIO1
CAMERA_B_GPIO2
CAM_A_RESET
CAM_B_RESET
GPJ3_3
GPIO
GPJ3_4
WIFI0_PWR_ONOFF
WIFI0_RESET_GPIO
[13]
WIFI
WIFI0_PD_GPIO
[13]
WIFI1_nWP
WIFI1_IO
WIFI1_PWR_ONOFF
WIFI1_PD_GPIO
WIFI1_RESET_GPIO
B
XmsmCSn/KP_ROW_9/CF_CSn0/MHL_D23/GPJ4_0
XmsmWEn/KP_ROW_10/CF_CSn1/MHL_HSYNC/GPJ4_1
XmsmRn/KP_ROW_11/CF_IORN/MHL_IDCK/GPJ4_2
XmsmIRQn/KP_ROW_12/CF_IOWN/MHL_VSYNC/GPJ4_3
XmsmADVN/KP_ROW_13/SROM_ADDR22/MHL_DE/GPJ4_4
S5PV210
VDD_SYS_3.3V
R22
R21
R23
10K(NC) 10K(NC) 10K
PCB1
PCB2
PCB3
R19
R20
R18
10K
10K
10K(NC)
A
硬硬 版版版版
Title
Size
A3
Date:
5
4
3
2
DGND
A
Document Number
<Doc>
Wednesday, October 31, 2012
Sheet
1
Rev
5
of
14
展开预览

猜您喜欢

评论

登录/注册

意见反馈

求资源

回顶部

推荐内容

热门活动

热门器件

随便看看

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
×