The DS99R105/DS99R106 Chipset translates a 24-bit parallelbus into a fully transparent data/control LVDS serial streamwith embedded clock information. This single serial streamsimplifies transferring a 24-bit bus over PCB traces and cableby eliminating the skew problems between parallel data andclock paths. It saves system cost by narrowing data paths thatin turn reduce PCB layers, cable width, and connector sizeand pins.
猜您喜欢
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门标签
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
评论