These positive-edge triggered flip-flops utilize TTL circuitryto implement D-type flip-flop logic. All have a direct clearinput.Information at the D inputs meeting the setup and hold timerequirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occursat a particular voltage level and is not directly related to thetransition time of the positive-going pulse. When the clockinput is at either the HIGH or LOW level, the D input signalhas no effect at the output.
猜您喜欢
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门文章
热门标签
评论