热搜关键词: 电路基础ADC数字信号处理封装库PLC

pdf

8未双向芯片

  • 1星
  • 2015-04-16
  • 105.3KB
  • 需要1积分
  • 0次下载
标签: 双向发送芯片

双向发送芯片

绝对官方文档资料!绝对正品

74LVT245 • 74LVTH245 Low Voltage Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs
November 1999
Revised March 2005
74LVT245 • 74LVTH245
Low Voltage Octal Bidirectional Transceiver
with 3-STATE Inputs/Outputs
General Description
The LVT245 and LVTH245 contain eight non-inverting bidi-
rectional buffers with 3-STATE outputs and are intended for
bus-oriented applications. The Transmit/Receive (T/R)
input determines the direction of data flow through the bidi-
rectional transceiver. Transmit (active-HIGH) enables data
from A ports to B ports; Receive (active-LOW) enables
data from B ports to A ports. The Output Enable input,
when HIGH, disables both A and B ports by placing them in
a HIGH Z condition.
The LVTH245 data inputs include bushold, eliminating the
need for external pull-up resistors to hold unused inputs.
These transceivers are designed for low-voltage (3.3V)
V
CC
applications, but with the capability to provide a TTL
interface to a 5V environment. The LVT245 and LVTH245
are fabricated with an advanced BiCMOS technology to
achieve high speed operation similar to 5V ABT while
maintaining a low power dissipation.
Features
s
Input and output interface capability to systems at
5V V
CC
s
Bushold data inputs eliminate the need for external
pull-up resistors to hold unused inputs (74LVTH245),
also available without bushold feature (74LVT245)
s
Live insertion/extraction permitted
s
Power Up/Down high impedance provides glitch-free
bus loading
s
Outputs source/sink,

32 mA/

64 mA
s
Latch-up performance exceeds 500 mA
s
ESD performance:
Human-body model
!
2000V
Machine model
!
200V
Charged-device model
!
1000V
Ordering Code:
Order Number
74LVT245WM
74LVT245SJ
74LVT245MSA
74LVT245MTC
74LVT245MTCX_NL
(Note 1)
74LVTH245WM
74LVTH245SJ
74LVTH245MSA
74LVTH245MTC
74LVTH245MTCX_NL
(Note 1)
Package
Number
M20B
M20D
MSA20
MTC20
MTC20
M20B
M20D
MSA20
MTC20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1:
“_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
© 2005 Fairchild Semiconductor Corporation
DS500203
www.fairchildsemi.com
74LVT245 • 74LVTH245
Logic Symbols
Pin Descriptions
Pin Names
OE
T/R
A
0
–A
7
B
0
–B
7
Description
Output Enable Input
Transmit/Receive Input
Side A Inputs or 3-STATE Outputs
Side B Inputs or 3-STATE Outputs
IEEE/IEC
Truth Table
Inputs
Outputs
OE
L
L
H
H HIGH Voltage Level
L LOW Voltage Level
X Immaterial
T/R
L
H
X
Bus B Data to Bus A
Bus A Data to Bus B
HIGH-Z State
Connection Diagram
www.fairchildsemi.com
2
74LVT245 • 74LVTH245
Absolute Maximum Ratings
(Note 2)
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
STG
Parameter
Supply Voltage
DC Input Voltage
Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
Value
Conditions
Units
V
V
Output in 3-STATE
Output in HIGH or LOW State (Note 3)
V
I

GND
V
O

GND
V
O
!
V
CC
V
O
!
V
CC
Output at HIGH State
Output at LOW State
V
V
mA
mA
mA
mA
mA

0.5 to

4.6

0.5 to

7.0

0.5 to

7.0

0.5 to

7.0

50

50
64
128
r
64
r
128

65 to

150
q
C
Recommended Operating Conditions
Symbol
V
CC
V
I
I
OH
I
OL
T
A
Supply Voltage
Input Voltage
High-Level Output Current
Low-Level Output Current
Free Air Operating Temperature
Input Edge Rate, V
IN
0.8V–2.0V, V
CC
3.0V
Parameter
Min
2.7
0
Max
3.6
5.5
Units
V
V
mA
mA

32
64

40
0

85
10
q
C
ns/V
'
t/
'
V
Note 2:
Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions
beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.
Note 3:
I
O
Absolute Maximum Rating must be observed.
DC Electrical Characteristics
Symbol
V
IK
V
IH
V
IL
V
OH
Parameter
Input Clamp Diode Voltage
Input HIGH Voltage
Input LOW Voltage
Output HIGH Voltage
V
CC
(V)
2.7
2.7–3.6
2.7–3.6
2.7–3.6
2.7
3.0
V
OL
Output LOW Voltage
2.7
2.7
3.0
3.0
3.0
I
I(HOLD)
(Note 4)
I
I(OD)
(Note 4)
I
I
Bushold Input Over-Drive
Current to Change State
Input Current
Control Pins
Data Pins
I
OFF
I
PU/PD
I
OZL
I
OZH
Power Off Leakage Current
Power Up/Down
3-STATE Current
3-STATE Output Leakage Current
3-STATE Output Leakage Current
I
OZL
(Note 4) 3-STATE Output Leakage Current
3.6
3.6
3.6
0
0–1.5V
3.6
3.6
3.6
3.0
Bushold Input Minimum Drive
3.0
75
V
CC
- 0.2
2.4
2.0
0.2
0.5
0.4
0.5
0.55
2.0
0.8
T
A

40
q
C to

85
q
C
Max
Min
Units
V
V
V
V
V
V
V
V
V
V
I
I
Conditions

1.2

18 mA
V
O
d
0.1V or
V
O
t
V
CC

0.1V
I
OH
I
OH
I
OH
I
OL
I
OL
I
OL
I
OL
I
OL
V
I
V
I

100
P
A

8 mA

32 mA
100
P
A
24 mA
16 mA
32 mA
64 mA
0.8V
2.0V
P
A
P
A
P
A
P
A
10

75
500
(Note 5)
(Note 6)
V
I
V
I
V
I
V
I
V
O
V
I
V
O
V
O
V
O
5.5V
0V or V
CC
0V
V
CC
0.5V to V
CC
GND to V
CC
0.5V
0.0V
3.0V

500
r
1

5
1
P
A
P
A
P
A
P
A
P
A
P
A
P
A
P
A
P
A
r
100
r
100

5

5
5
0V
d
V
I
or V
O
d
5.5V
3
www.fairchildsemi.com
74LVT245 • 74LVTH245
DC Electrical Characteristics
Symbol
Parameter
(Continued)
V
CC
(V)
3.6
3.6
3.6
3.6
3.6
3.6
3.6
T
A

40
q
C to

85
q
C
Max
5
10
0.19
5
0.19
0.19
0.2
Units
Conditions
V
O
3.6V
Min
I
OZH
(Note 4) 3-STATE Output Leakage Current
I
OZH

I
CCH
I
CCL
I
CCZ
I
CCZ

3-STATE Output Leakage Current
Power Supply Current
Power Supply Current
Power Supply Current
Power Supply Current
Increase in Power Supply Current
(Note 7)
Note 4:
Applies to Bushold versions only (LVTH245).
P
A
P
A
mA
mA
mA
mA
mA
V
CC

V
O
d
5.5V
Outputs HIGH
Outputs LOW
Outputs Disabled
V
CC
d
V
O
d
5.5V,
Outputs Disabled
One Input at V
CC

0.6V
Other Inputs at V
CC
or GND
'
I
CC
Note 5:
An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 6:
An external driver must sink at least the specified current to switch from HIGH-to-LOW.
Note 7:
This is the increase in supply current for each input that is at the specified voltage level rather than V
CC
or GND.
Dynamic Switching Characteristics
Symbol
V
OLP
V
OLV
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
V
CC
(V)
3.3
3.3
(Note 8)
T
A
Min
25
q
C
Typ
0.8
Max
V
V
Units
Conditions
C
L
50 pF, R
L
(Note 9)
(Note 9)
500
:

0.8
Note 8:
Characterized in SOIC package. Guaranteed parameter, but not tested.
Note 9:
Max number of outputs defined as (n). n

1 data inputs are driven 0V to 3V. Output under test held LOW.
AC Electrical Characteristics
T
A
Symbol
Parameter
C
L
V
CC
Min
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
OSHL
t
OSLH
Output to Output Skew
(Note 10)
Output Disable
Output Enable Time
Propagation Delay
1.2
1.2
1.3
1.7
2.0
2.0
3.3V
r
0.3V
Max
3.6
3.5
5.5
5.7
5.9
5.0
1.0
1.2
1.2
1.3
1.7
2.0
2.0

40
q
C to

85
q
C
50 pF, R
L
500
:
V
CC
Min
2.7V
Max
4.0
4.0
7.1
6.7
6.5
5.1
1.0
ns
ns
ns
ns
Units
Note 10:
Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
Capacitance
Symbol
C
IN
C
I/O
(Note 11)
Parameter
Conditions
V
CC
V
CC
0V, V
I
0V or V
CC
0V or V
CC
3.0V, V
O
Typical
4
8
Units
pF
pF
Input Capacitance
Input/Output Capacitance
Note 11:
Capacitance is measured at frequency f
1 MHz, per MIL-STD-883, Method 3012.
www.fairchildsemi.com
4
74LVT245 • 74LVTH245
Physical Dimensions
inches (millimeters) unless otherwise noted
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B
5
www.fairchildsemi.com
展开预览

猜您喜欢

评论

登录/注册

意见反馈

求资源

回顶部

推荐内容

热门活动

热门器件

随便看看

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
×