The ICS9DB102 zero-delay buffer supports PCI Express clocking requirements. The ICS9DB102 is driven by a differentialSRC output pair from an ICS CK409/CK410-compliant main clock generator such as the ICS952601 or ICS954101. Itattenuates jitter on the input clock and has a selectable PLL Band Width to maximize performance in systems with or withoutSpread-Spectrum clocking. An SMBus interface allows control of the PLL bandwidth and bypass options, while 2 clockrequest (OE#) pins make the ICS9DB102 suitable for Express Card applications.
猜您喜欢
推荐帖子
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门文章
评论