The RESET output of the TPS73xx initiates a reset in microcomputer and microprocessor systems in the eventof an undervoltage condition. An internal comparator in the TPS73xx monitors the output voltage of the regulatorto detect an undervoltage condition on the regulated output voltage.If that occurs, the RESET output (open-drain NMOS) turns on, taking the RESET signal low. RESET stays lowfor the duration of the undervoltage condition. Once the undervoltage condition ceases, a 200-ms (typ) time-outbegins. At the completion of the 200-ms delay, RESET goes high.An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performanceis achieved by replacing the typical pnp pass transistor with a PMOS device.Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 35 mVat an output current of 100 mA for the TPS7350) and is directly proportional to the output current (see Figure 1).Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is low and remainsconstant, independent of output loading (typically 340 mA over the full range of output current, 0 mA to 500 mA).These two key specifications yield a significant improvement in operating life for battery-powered systems.The LDO family also features a sleep mode; applying a logic high signal to EN (enable) shuts down the regulator,reducing the quiescent current to 0.5 mA maximum at TJ = 25°C.The TPS73xx is offered in 2.5-V, 3-V, 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version(programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2%over line, load, and temperature ranges (3% for the 2.5 V and the adjustable version). The TPS73xx family isavailable in PDIP (8 pin), SO (8 pin) and TSSOP (20 pin) packages. The TSSOP has a maximum height of1.2 mm.
猜您喜欢
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门文章
热门标签
评论