MT7620 DATASHEET
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
loginid=ronli@synnex.com.tw,time=2013-07-15 12:09:05,ip=202.152.186.100,doctitle=MT7620_Datasheet_20130715.pdf,company=Synnex Electronics HK Limited 聯強電子_RLT
FO M
R ED
ro IA
nli T
@ EK
syn C
ne ON
x.c FI
om D E
.tw NT
U S IA
E OL
NL
Y
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
MT7620
DATASHEET
DSMT7620_V.1.3_091212
Page 1 of 56
MT7620 DATASHEET
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
loginid=ronli@synnex.com.tw,time=2013-07-15 12:09:05,ip=202.152.186.100,doctitle=MT7620_Datasheet_20130715.pdf,company=Synnex Electronics HK Limited 聯強電子_RLT
FO M
R ED
ro IA
nli T
@ EK
syn C
ne ON
x.c FI
om D E
.tw NT
U S IA
E OL
NL
Y
Overview
The MT7620 router-on-a-chip includes an 802.11n MAC and baseband, a 2.4 GHz
radio and FEM, a 580 MHz MIPS® 24K™ CPU core, a 5-port 10/100 switch and two
RGMII. The MT7620 includes everything needed to build an AP router from a
single chip. The embedded high performance CPU can process advanced
applications effortlessly, such as routing, security and VoIP. The MT7620 also
includes a selection of interfaces to support a variety of applications, such as a
USB port for accessing external storage.
Features
Embedded MIPS24KEc (580 MHz) with 64 KB I-
Cache and 32 KB D-Cache
2T2R 2.4 GHz with 300 Mbps PHY data rate
Legacy 802.11b/g and HT 802.11n modes
20/40 MHz channel bandwidth
Legacy 802.11b/g and HT 802.11n modes
Reverse Data Grant (RDG)
Maximal Ratio Combining (MRC)
Space Time Block Coding (STBC)
16-bit SDRAM up to 64 Mbytes
16-bit DDR1/2 up to 128/256 Mbytes (MT7620A)
SPI, NAND Flash/SD-XC
1x USB 2.0, 1x PCIe host/device
5-port 10/100 SW and two RGMII
Functional Block Diagram
EJTAG
Applications:
Routers
NAS devices
iNICs
Dual band
concurrent routers
An optimized PMU
Green AP
Intelligent Clock Scaling (exclusive)
DDRII: ODT off, Self-refresh mode
SDRAM: Pre-charge power down
I2C, I2S, SPI, PCM, UART, JTAG, MDC, MDIO, GPIO
Hardware NAT with IPv6 and 2 Gbps wired speed
16 Multiple BSSID
WEP64/128, TKIP, AES, WPA, WPA2, WAPI
QoS: WMM, WMM-PS
WPS: PBC, PIN
Voice Enterprise: 802.11k+r
AP Firmware: Linux 2.6 SDK, eCOS with IPv6
RGMII iNIC Driver: Linux 2.4/2.6
16-Bit SDR/DDR1/DDR2
DRAM
Controller
Arbiter
MIPS 24KEc
64 KB I-Cache
32 KB D-Cache
OCP_IF
OCP Bridge
(580 MHz)
To CPU
interrupts
INTC
Timer
SPI
SPI
NFC
NAND
UART
GPIO
/LED
I2C
I2S
RBUS (SYS_CLK)
PBUS
PBUS
UART
GPIO
I2C
I2S
SDHC
SD
Single Port
USB 2.0 PHY
Host/Device
PCIe 1.1
PHY
PCIe x1
WLAN
11n 2x2
Switch
(4FE + 2GE)
GDMA
2.4 GHz
RGMII
5-Port EPHY
RJ45 x5 TMII/MII x2
PCM x4
PCM
Ordering Information
Ralink Technology Corp. (USA)
Suite 200
20833 Stevens Creek Blvd.
Cupertino CA95014, U.S.A
Tel: 408-725-8070
Fax: 408-725-8069
Ralink Technology Corp. (Taiwan)
st
5F, 5 Taiyuan 1 St
Jhubei City, Hsinchu
Taiwan, R.O.C
Tel: 886-3-560-0868
Fax: 886-3-560
Part
Package
Number (Green/RoHS Compliant)
MT7620A TFBGA 265 ball
(11 mm x 11 mm)
MT7620N DR-QFN 148 pin
(12 mm x 12 mm)
www.ralinktech.com
DSMT7620_V.1.3_091212
Page 2 of 56
MT7620 DATASHEET
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
loginid=ronli@synnex.com.tw,time=2013-07-15 12:09:05,ip=202.152.186.100,doctitle=MT7620_Datasheet_20130715.pdf,company=Synnex Electronics HK Limited 聯強電子_RLT
FO M
R ED
ro IA
nli T
@ EK
syn C
ne ON
x.c FI
om D E
.tw NT
U S IA
E OL
NL
Y
Table of Contents
1. MAIN FEATURES
6
2. PINS
2.1 TFBGA (11
MM X
11
MM
) 265 B
ALL
P
ACKAGE
D
IAGRAM
2.1.1 DDR2 B
ALL
M
AP
2.2 DR-QFN (12
MM X
12
MM
) 148-P
IN
P
ACKAGE
D
IAGRAM
2.2.1 L
EFT SIDE VIEW
2.2.2 R
IGHT SIDE VIEW
2.3 P
IN
D
ESCRIPTIONS
(TFBGA)
2.4 P
IN
D
ESCRIPTIONS
(DRQFN)
2.5 P
IN
S
HARING
S
CHEMES
2.5.1 GPIO
PIN SHARE SCHEME
2.5.2 UARTF
PIN SHARE SCHEME
2.5.3 RGMII
PIN SHARE SCHEMES
2.5.4 WDT_RST_MODE
PIN SHARE SCHEME
2.5.5 PERST_N
PIN SHARE SCHEME
2.5.6 MDC/MDIO
PIN SHARE SCHEME
:
2.5.7 EPHY_LED
PIN SHARE SCHEME
2.5.8 SPI
PIN SHARE SCHEME
2.5.9 ND/SD
PIN SHARE SCHEME
2.5.10
X
MII PHY/MAC P
IN
M
APPING
2.6 B
OOTSTRAPPING
P
INS
D
ESCRIPTION
7
7
7
8
8
9
11
17
23
23
25
26
26
26
26
27
27
28
30
31
32
32
32
32
32
33
33
33
35
35
36
38
39
40
41
42
43
44
45
45
47
50
51
52
55
3. MAXIMUM RATINGS AND OPERATING CONDITIONS
3.3 A
BSOLUTE
M
AXIMUM
R
ATINGS
3.4 M
AXIMUM
T
EMPERATURES
3.5 O
PERATING
C
ONDITIONS
3.6 T
HERMAL
C
HARACTERISTICS
3.7 S
TORAGE
C
ONDITIONS
3.8 E
XTERNAL
X
TAL
S
PECFICATION
3.9 DC E
LECTRICAL
C
HARACTERISTICS
3.10 AC E
LECTRICAL
C
HARACTERISTICS
3.10.1 SDRAM I
NTERFACE
3.10.2 DDR2 SDRAM I
NTERFACE
3.10.3 RGMII I
NTERFACE
3.10.4 MII I
NTERFACE
(25 M
HZ
)
3.10.5 R
V
MII I
NTERFACE
(PHY M
ODE
MII T
IMING
) (25 M
HZ
)
3.10.6 SPI I
NTERFACE
2
3.10.7 I S I
NTERFACE
3.10.8 PCM I
NTERFACE
3.10.9 P
OWER
O
N
S
EQUENCE
3.11 P
ACKAGE
P
HYSICAL
D
IMENSIONS
3.11.1 TFBGA (11
MM X
11
MM
) 265
BALLS
3.11.2 DR-QFN (12
MM X
12
MM
) 148LD
3.11.3 MT7620 N/A
MARKING
3.11.4 R
EFLOW PROFILE GUIDELINE
4. ABBREVIATIONS
5. REVISION HISTORY
DSMT7620_V.1.3_091212
Page 3 of 56
MT7620 DATASHEET
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
loginid=ronli@synnex.com.tw,time=2013-07-15 12:09:05,ip=202.152.186.100,doctitle=MT7620_Datasheet_20130715.pdf,company=Synnex Electronics HK Limited 聯強電子_RLT
FO M
R ED
ro IA
nli T
@ EK
syn C
ne ON
x.c FI
om D E
.tw NT
U S IA
E OL
NL
Y
Table of Figures
F
IGURE
2-1 DR-QFN P
IN
D
IAGRAM
(
LEFT VIEW
) .............................................................................................................. 9
F
IGURE
2-2 DR-QFN P
IN
D
IAGRAM
(
RIGHT SIDE VIEW
) ................................................................................................... 10
F
IGURE
2-3 MII
MII PHY ..................................................................................................................................... 30
F
IGURE
2-4 R
V
MII
MII MAC ................................................................................................................................ 30
F
IGURE
2-5 RGMII
RGMII PHY ............................................................................................................................. 30
F
IGURE
2-6 RGMII RGMII MAC ........................................................................................................................... 30
F
IGURE
3-1 SDRAM I
NTERFACE
.................................................................................................................................. 35
F
IGURE
3-2 DDR2 SDRAM C
OMMAND
....................................................................................................................... 36
F
IGURE
3-3 DDR2 SDRAM W
RITE DATA
...................................................................................................................... 36
F
IGURE
3-4 DDR2 SDRAM R
EAD DATA
....................................................................................................................... 36
F
IGURE
3-5 RGMII I
NTERFACE
.................................................................................................................................... 38
F
IGURE
3-6 MII I
NTERFACE
......................................................................................................................................... 39
F
IGURE
3-7 R
V
MII I
NTERFACE
..................................................................................................................................... 40
F
IGURE
3-8 SPI I
NTERFACE
......................................................................................................................................... 41
F
IGURE
3-9 I2S I
NTERFACE
......................................................................................................................................... 42
F
IGURE
3-10 PCM I
NTERFACE
..................................................................................................................................... 43
F
IGURE
3-11 P
OWER
ON S
EQUENCE
............................................................................................................................ 44
F
IGURE
3-12 TFBGA T
OP
V
IEW
.................................................................................................................................. 45
F
IGURE
3-13 TFBGA S
IDE
V
IEW
.................................................................................................................................. 45
F
IGURE
3-14 TFBGA “A” E
XPANDED
........................................................................................................................... 45
F
IGURE
3-15 TFBGA B
OTTOM
V
IEW
............................................................................................................................ 46
F
IGURE
3-16 TFBGA “B” E
XPANDED
........................................................................................................................... 46
F
IGURE
3-17 DR-QFN T
OP
V
IEW
................................................................................................................................ 47
F
IGURE
3-18 DR-QFN S
IDE
V
IEW
............................................................................................................................... 47
F
IGURE
3-19 DR-QFN “B” E
XPANDED
......................................................................................................................... 47
F
IGURE
3-20 DR-QFN B
OTTOM
V
IEW
......................................................................................................................... 48
F
IGURE
3-21 DR-QFN “A” E
XPANDED
......................................................................................................................... 48
F
IGURE
3-22 MT7620N
TOP MARKING
........................................................................................................................ 50
F
IGURE
3-23 MT7620A
TOP MARKING
........................................................................................................................ 50
F
IGURE
3-24 R
EFLOW PROFILE FOR
MT7620 ................................................................................................................ 51
List of Tables
T
ABLE
1-1 M
AIN
F
EATURES
........................................................................................................................................... 6
T
ABLE
2-1 DDR2 B
ALL
M
AP
......................................................................................................................................... 8
T
ABLE
3-1 A
BSOLUTE
M
AXIMUM
R
ATINGS
.................................................................................................................... 32
T
ABLE
3-2 M
AXIMUM
T
EMPERATURES
.......................................................................................................................... 32
T
ABLE
3-3 O
PERATING
C
ONDITIONS
............................................................................................................................. 32
T
ABLE
3-4 T
HERMAL
C
HARACTERISTICS
......................................................................................................................... 32
T
ABLE
3-5 E
XTERNAL
X
TAL
S
PECIFICATIONS
.................................................................................................................... 33
T
ABLE
3-6 DC E
LECTRICAL
C
HARACTERISTICS
.................................................................................................................. 33
T
ABLE
3-7 V
DD
2.5V E
LECTRICAL
C
HARACTERISTICS
........................................................................................................ 34
T
ABLE
3-8 V
DD
3.3V E
LECTRICAL
C
HARACTERISTICS
........................................................................................................ 34
T
ABLE
3-9 SDRAM I
NTERFACE
D
IAGRAM
K
EY
................................................................................................................ 35
T
ABLE
3-10 DDR2 SDRAM I
NTERFACE
D
IAGRAM
K
EY
.................................................................................................... 37
T
ABLE
3-11 RGMII I
NTERFACE
D
IAGRAM
K
EY
................................................................................................................ 38
T
ABLE
3-12 MII I
NTERFACE
D
IAGRAM
K
EY
.................................................................................................................... 39
T
ABLE
3-13 R
V
MII I
NTERFACE
D
IAGRAM
K
EY
................................................................................................................ 40
DSMT7620_V.1.3_091212
Page 4 of 56
MT7620 DATASHEET
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
loginid=ronli@synnex.com.tw,time=2013-07-15 12:09:05,ip=202.152.186.100,doctitle=MT7620_Datasheet_20130715.pdf,company=Synnex Electronics HK Limited 聯強電子_RLT
FO M
R ED
ro IA
nli T
@ EK
syn C
ne ON
x.c FI
om D E
.tw NT
U S IA
E OL
NL
Y
T
ABLE
3-14 SPI I
NTERFACE
D
IAGRAM
K
EY
..................................................................................................................... 41
T
ABLE
3-15 I2S I
NTERFACE
D
IAGRAM
K
EY
..................................................................................................................... 42
T
ABLE
3-16 PCM I
NTERFACE
D
IAGRAM
K
EY
.................................................................................................................. 43
T
ABLE
3-17 P
OWER
ON S
EQUENCE
D
IAGRAM
K
EY
.......................................................................................................... 44
DSMT7620_V.1.3_091212
Page 5 of 56
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
评论