The ADN2865 provides the receiver functions of quantization,signal level detect, and clock and data recovery for continuousdata rates from 12.3 Mb/s to 2.7 Gb/s. An integrateddeserialiser supports 8 bit parallel transfer to an FPGA or digitalASIC. The recovered clock can simultaneously serialize datasupplied in an 8 bit parallel format.
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
评论