有限状态机的建模与优化设计.pdf
文档内容节选
2 Journal of Chongqing Institute of TechnologyNatural Science Edition 2007 5 May 2007 21 5 Vol 21 No 5 Verilog HDL Verilog HDL 400065 TN402 Verilog HDL A 1671 09242007 05 0055 04 Modeling and Optimized Design of Finite State Machine CHEN Yong Key Lab of Microelectronics Engineering Chongqing University of Posts and Telecommunications Chongqing 400065 China Abstract The circuits generated from the common Verilog HDL coding style are slow in speed big in area and serious in......
猜您喜欢
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门标签
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
评论