Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications
作者：CHUNLEI SHI, YUE WU, CHI-HUNG LIN AND MOHAMMED ISMAIL
摘要：This paper presents a 7-bit 64 MS/s pipeline A/D converter suitable for wideband CDMA applications. Targeting at achieving low power dissipation at high speed, techniques such as digital correction and optimal scaling of capacitor value have been employed. Switched-Opamp technique is used to further reduce power consumption. This ADC is implemented in 0.5μm standard CMOS process. It operates from a single 3 V supply, and dissipates only 31 mW at 64 MS/s.
猜您喜欢
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门文章
热门标签
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
评论