下载中心>资源分类>编程语言>其他>Advanced HDL Synthesis and SOC Prototyping：RTL Design Using Verilog

pdf

Advanced HDL Synthesis and SOC Prototyping：RTL Design Using Verilog

1星
2021-01-07
18.15MB
需要1积分
20次下载

下载资源

文档简介
猜您喜欢
用户评论1

标签： SOC RTL Verilog

《Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog》

作者：Vaibbhav Taraate

年份：2019

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.

Vaibbhav Taraate

Advanced

HDL Synthesis

and SOC

Prototyping

RTL Design Using Verilog

Advanced HDL Synthesis and SOC Prototyping

Vaibbhav Taraate

Advanced HDL Synthesis

and SOC Prototyping

RTL Design Using Verilog

123

Vaibbhav Taraate

1 Rupee S T (Semiconductor

Training @ Rs. 1)

Pune, Maharashtra, India

ISBN 978-981-10-8775-2

ISBN 978-981-10-8776-9

https://doi.org/10.1007/978-981-10-8776-9

Library of Congress Control Number: 2018958948

(eBook)

Springer Nature Singapore Pte Ltd. 2019

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part

of the material is concerned, speciﬁcally the rights of translation, reprinting, reuse of illustrations,

recitation, broadcasting, reproduction on microﬁlms or in any other physical way, and transmission

or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar

methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this

publication does not imply, even in the absence of a speciﬁc statement, that such names are exempt from

the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this

book are believed to be true and accurate at the date of publication. Neither the publisher nor the

authors or the editors give a warranty, express or implied, with respect to the material contained herein or

for any errors or omissions that may have been made. The publisher remains neutral with regard to

jurisdictional claims in published maps and institutional afﬁliations.

This Springer imprint is published by the registered company Springer Nature Singapore Pte Ltd.

The registered company address is: 152 Beach Road, #21-01/04 Gateway East, Singapore 189721,

Singapore

Dedicated to my great country Bharat Mata

and

To my Master

展开预览

猜您喜欢

: randolpha; good book.; 2021-07-15 12:50:06回复

上传者

: sigma; 查看他的其他资源

TI 文字链专区

举报人：
被举报人：	sigma
举报的资源分：	1
* 类型：
	请您提供公司营业执照和软件相关版权到service@eeworld.com.cn
* 详细原因：

Advanced HDL Synthesis and SOC Prototyping：RTL Design Using Verilog

文档简介

评论

汽车 模拟

汽车模拟