54LS112/DM54LS112A/DM74LS112ADual Negative-Edge-Triggered Master-SlaveJ-K Flip-Flops with Preset, Clear,and Complementary OutputsGeneral Des criptionThis device contains two independent negative-edge-triggeredJ-K flip-flops with complementary outputs. The J andK data is processed by the flip-flop on the falling edge of theclock pulse. The clock triggering occurs at a voltage leveland is not directly related to the transition time of the fallingedge of the clock pulse. Data on the J and K inputs may bechanged while the clock is high or low without affecting theoutputs as long as the setup and hold times are notviolated. A low logic level on the preset or clear inputs willset or reset the outputs regardless of the logic levels of theother inputs.FeaturesY Alternate Military/Aerospace device (54LS112) is available.Contact a National Semiconductor Sales Office/Distributor for specifications.
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门文章
热门标签
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
评论