热搜关键词: 电路基础ADC数字信号处理封装库PLC

rar

Linux(8M)在zedboard上运行的所有必要文件

  • 1星
  • 2013-07-01
  • 7.47MB
  • 需要1积分
  • 1次下载
标签: Linux

Linux

zedboard

zedboard

ZedBoard_OOB_Design\\hw\\xps_proj\\pcores\\axi_clkgen_v1_00_a\\hdl\\verilog\\.svn\\text-base\\user_logic.v.svn-base

    ...................\\..\\........\\......\\..................\\...\\.......\\....\\.........\\cf_clkgen.v.svn-base

    ...................\\..\\........\\......\\..................\\...\\.......\\....\\prop-base\\user_logic.v.svn-base

    ...................\\..\\........\\......\\..................\\...\\.......\\....\\.........\\cf_clkgen.v.svn-base

    ...................\\..\\........\\......\\..................\\...\\.hdl\\.svn\\text-base\\axi_clkgen.vhd.svn-base

    ...................\\..\\........\\......\\..................\\...\\....\\....\\prop-base\\axi_clkgen.vhd.svn-base

    ...................\\..\\........\\......\\....spdif_tx_v1_00_a\\hdl\\vhdl\\.svn\\text-base\\tx_package.vhd.svn-base

    ...................\\..\\........\\......\\....................\\...\\....\\....\\.........\\tx_encoder.vhd.svn-base

    ...................\\..\\........\\......\\....................\\...\\....\\....\\.........\\axi_spdif_tx.vhd.svn-base

    ...................\\..\\........\\......\\....................\\...\\....\\....\\.........\\tx_bitbuf.vhd.svn-base

    ...................\\..\\........\\......\\....................\\...\\....\\....\\.........\\user_logic.vhd.svn-base

    ...................\\..\\........\\......\\....clkgen_v1_00_a\\hdl\\verilog\\.svn\\entries

    ...................\\..\\........\\......\\..................\\...\\.hdl\\.svn\\entries

    ...................\\..\\........\\......\\..................\\data\\.svn\\text-base\\_axi_clkgen_xst.prj.svn-base

    ...................\\..\\........\\......\\..................\\....\\....\\.........\\axi_clkgen_v2_1_0.pao.svn-base

    ...................\\..\\........\\......\\..................\\....\\....\\.........\\axi_clkgen_v2_1_0.mpd.svn-base

    ...................\\..\\........\\......\\..................\\....\\....\\prop-base\\_axi_clkgen_xst.prj.svn-base

    ...................\\..\\........\\......\\..................\\....\\....\\.........\\axi_clkgen_v2_1_0.pao.svn-base

    ...................\\..\\........\\......\\..................\\....\\....\\.........\\axi_clkgen_v2_1_0.mpd.svn-base

    ...................\\..\\........\\......\\....spdif_tx_v1_00_a\\hdl\\vhdl\\.svn\\entries

    ...................\\..\\........\\......\\....................\\data\\.svn\\text-base\\_axi_spdif_tx_xst.prj.svn-base

    ...................\\..\\........\\......\\....................\\....\\....\\.........\\axi_spdif_tx_v2_1_0.pao.svn-base

    ...................\\..\\........\\......\\....................\\....\\....\\.........\\axi_spdif_tx_v2_1_0.mpd.svn-base

    ...................\\..\\........\\......\\....clkgen_v1_00_a\\hdl\\verilog\\user_logic.v

    ...................\\..\\........\\......\\..................\\...\\.......\\cf_clkgen.v

    ...................\\..\\........\\......\\..................\\...\\.hdl\\axi_clkgen.vhd

    ...................\\..\\........\\......\\..................\\data\\.svn\\entries

    ...................\\..\\........\\......\\....spdif_tx_v1_00_a\\hdl\\vhdl\\tx_package.vhd

    ...................\\..\\........\\......\\....................\\...\\....\\tx_bitbuf.vhd

    ...................\\..\\........\\......\\....................\\...\\....\\tx_encoder.vhd

    ...................\\..\\........\\......\\....................\\...\\....\\user_logic.vhd

    ...................\\..\\........\\......\\....................\\...\\....\\axi_spdif_tx.vhd

    ...................\\..\\........\\......\\....................\\data\\.svn\\entries

    ...................\\..\\........\\......\\vga_flyinglogo_v1_00_a\\hdl\\vhdl\\vga_flyinglogo.vhd

    ...................\\..\\........\\......\\......................\\...\\....\\video_merge.vhd

    ...................\\..\\........\\......\\......................\\...\\....\\sync_gen.vhd

    ...................\\..\\........\\......\\......................\\...\\....\\logo_bram.vhd

    ...................\\..\\........\\......\\axi_hdmi_tx_16b_v1_00_a\\hdl\\verilog\\cf_add.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_csc_1.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_csc_RGB2CrYCb.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_hdmi.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_hdmi_tx_16b.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_mem.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_mul.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_ss_444to422.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\cf_vdma.v

    ...................\\..\\........\\......\\.......................\\...\\.......\\user_logic.v

    ...................\\..\\........\\......\\.......................\\...\\.hdl\\axi_hdmi_tx_16b.vhd

    ...................\\..\\........\\......\\....clkgen_v1_00_a\\data\\axi_clkgen_v2_1_0.pao

    ...................\\..\\........\\......\\..................\\....\\axi_clkgen_v2_1_0.mpd

    ...................\\..\\........\\......\\..................\\....\\_axi_clkgen_xst.prj

    ...................\\..\\........\\......\\....spdif_tx_v1_00_a\\data\\axi_spdif_tx_v2_1_0.pao

    ...................\\..\\........\\......\\....................\\....\\axi_spdif_tx_v2_1_0.mpd

    ...................\\..\\........\\......\\....................\\....\\_axi_spdif_tx_xst.prj

    ...................\\..\\........\\......\\vga_flyinglogo_v1_00_a\\netlist\\logo_bram.ngc

    ...................\\..\\........\\......\\......................\\data\\vga_flyinglogo_v2_1_0.mpd

    ...................\\..\\........\\......\\......................\\....\\vga_flyinglogo_v2_1_0.bbd

    ...................\\..\\........\\......\\......................\\....\\vga_flyinglogo_v2_1_0.pao

    ...................\\..\\........\\......\\......................\\.evl\\ipwiz.log

    ...................\\..\\........\\......\\axi_hdmi_tx_16b_v1_00_a\\data\\axi_hdmi_tx_16b_v2_1_0.mpd

    ...................\\..\\........\\......\\.......................\\....\\axi_hdmi_tx_16b_v2_1_0.pao

    ...................\\..\\........\\......\\.......................\\....\\_axi_hdmi_tx_16b_xst.prj

    ...................\\..\\........\\......\\.......................\\regmap.txt

    ...................\\sw\\zynq_fsbl\\Debug\\src\\subdir.mk

    ...................\\hw\\xps_proj\\data\\system.ucf

    ...................\\..\\........\\....\\ps7_constraints.ucf

    ...................\\..\\........\\....\\ps7_system_prj.xml

    ...................\\..\\........\\....\\ps7_constraints.xdc

    ...................\\sw\\zynq_fsbl\\src\\_exit.c

    ...................\\..\\.........\\...\\asm_vectors.s

    ...................\\..\\.........\\...\\boot.S

    ...................\\..\\.........\\...\\cpu_init.S

    ...................\\..\\.........\\...\\ddr_init.c

    ...................\\..\\.........\\...\\diskio.h

    ...................\\..\\.........\\...\\ff.c

    ...................\\..\\.........\\...\\ff.h

    ...................\\..\\.........\\...\\ffconf.h

    ...................\\..\\.........\\...\\fsbl.h

    ...................\\..\\.........\\...\\fsbl_handoff.S

    ...................\\..\\.........\\...\\image_mover.c

    ...................\\..\\.........\\...\\image_mover.h

    ...................\\..\\.........\\...\\integer.h

    ...................\\..\\.........\\...\\lscript.ld

    ...................\\..\\.........\\...\\main.c

    ...................\\..\\.........\\...\\mio.c

    ...................\\..\\.........\\...\\mio.h

    ...................\\..\\.........\\...\\mmc.c

    ...................\\..\\.........\\...\\nand.c

    ...................\\..\\.........\\...\\nand.h

    ...................\\..\\.........\\...\\nor.c

    ...................\\..\\.........\\...\\nor.h

    ...................\\..\\.........\\...\\outbyte.c

    ...................\\..\\.........\\...\\pcap.c

    ...................\\..\\.........\\...\\pcap.h

    ...................\\..\\.........\\...\\ps7_init.c

    ...................\\..\\.........\\...\\ps7_init.h

    ...................\\..\\.........\\...\\qspi.c

    ...................\\..\\.........\\...\\qspi.h

    ...................\\..\\.........\\...\\sd.c

    ...................\\..\\.........\\...\\sd.h

展开预览

猜您喜欢

评论

登录/注册

意见反馈

求资源

回顶部

推荐内容

热门活动

热门器件

随便看看

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
×