热搜关键词: 电路基础ADC数字信号处理封装库PLC

pdf

ak4384.pdf

  • 1星
  • 2015-01-30
  • 241.26KB
  • 需要1积分
  • 0次下载
标签: ak4384

ak4384

ak4384.pdf

ASAHI KASEI
[AK4384]
AK4384
106dB 192kHz 24-Bit 2ch
∆Σ
DAC
GENERAL DESCRIPTION
The AK4384 offers the perfect mix for cost and performance based audio systems. Using AKM's multi bit
architecture for its modulator the AK4384 delivers a wide dynamic range while preserving linearity for
improved THD+N performance. The AK4384 integrates a combination of SCF and CTF filters increasing
performance for systems with excessive clock jitter. The 24 Bit word length and 192kHz sampling rate
make this part ideal for a wide range of applications including DVD-Audio. The AK4384 is offered in a
space saving 16pin TSSOP package.
FEATURES
o
Sampling Rate Ranging from 8kHz to 192kHz
o
128 times Oversampling (Normal Speed Mode)
o
64 times Oversampling (Double Speed Mode)
o
32 times Oversampling (Quad Speed Mode)
o
24-Bit 8 times FIR Digital Filter
o
SCF with High Tolerance to Clock Jitter
o
2nd order Analog LPF
o
Single Ended Output Buffer
o
Digital de-emphasis for 32k, 44.1k and 48kHz sampling
o
Soft mute
o
Digital Attenuator (Linear 256 steps)
o
I/F format: 24-Bit MSB justified, 24/20/16-Bit LSB justified or I
2
S
o
Master clock: 256fs, 384fs, 512fs, 768fs or 1152fs (Normal Speed Mode)
128fs, 192fs, 256fs or 384fs (Double Speed Mode)
128fs, 192fs (Quad Speed Mode)
o
THD+N: -94dB
o
Dynamic Range: 106dB
o
Power supply: 4.5 to 5.5V
o
Very Small Package: 16pin TSSOP (6.4mm x 5.0mm)
P/S
MCLK
VDD
SMUTE/CSN
ACKS/CCLK
DIF0/CDTI
µP
Interface
De-emphasis
Control
Clock
Divider
VSS
VCOM
DZFL
DZFR
LRCK
BICK
SDTI
Audio
Data
Interface
ATT
8X
Interpolator
8X
Interpolator
∆Σ
Modulator
∆Σ
Modulator
SCF
LPF
SCF
LPF
AOUTL
ATT
AOUTR
PDN
MS0176-E-00
-1-
2002/09
ASAHI KASEI
[AK4384]
n
Ordering Guide
AK4384VT
AKD4384
-40
+85°C
16pin TSSOP (0.65mm pitch)
Evaluation Board for AK4384
n
Pin Layout
MCLK
BICK
SDTI
LRCK
PDN
SMUTE/CSN
ACKS/CCLK
DIF0/CDTI
1
2
3
4
5
6
7
8
16
15
14
DZFL
DZFR
VDD
VSS
VCOM
AOUTL
AOUTR
P/S
Top
View
13
12
11
10
9
PIN/FUNCTION
Function
Master Clock Input Pin
An external TTL clock should be input on this pin.
2
BICK
I
Audio Serial Data Clock Pin
3
SDTI
I
Audio Serial Data Input Pin
4
LRCK
I
L/R Clock Pin
5
PDN
I
Power-Down Mode Pin
When at “L”, the AK4384 is in the power-down mode and is held in reset. The
AK4384 should always be reset upon power-up.
6
SMUTE
I
Soft Mute Pin in parallel mode
“H”: Enable, “L”: Disable
CSN
I
Chip Select Pin in serial mode
7
ACKS
I
Auto Setting Mode Pin in parallel mode
“L”: Manual Setting Mode, “H”: Auto Setting Mode
CCLK
I
Control Data Clock Pin in serial mode
8
DIF0
I
Audio Data Interface Format Pin in parallel mode
CDTI
I
Control Data Input Pin in serial mode
9
P/S
I
Parallel/Serial Select Pin
(Internal pull-up pin)
“L”: Serial control mode, “H”: Parallel control mode
10
AOUTR
O
Rch Analog Output Pin
11
AOUTL
O
Lch Analog Output Pin
12
VCOM
O
Common Voltage Pin, VDD/2
Normally connected to VSS with a 0.1µF ceramic capacitor in parallel with a
10µF electrolytic cap.
13
VSS
-
Ground Pin
14
VDD
-
Power Supply Pin
15
DZFR
O
Rch Data Zero Input Detect Pin
16
DZFL
O
Lch Data Zero Input Detect Pin
Note: All input pins except pull-up pin should not be left floating.
No.
1
Pin Name
MCLK
I/O
I
MS0176-E-00
-2-
2002/09
ASAHI KASEI
[AK4384]
ABSOLUTE MAXIMUM RATINGS
(VSS=0V; Note 1)
Parameter
Power Supply
Input Current (any pins except for supplies)
Input Voltage
Ambient Operating Temperature
Storage Temperature
Note: 1. All voltages with respect to ground.
Symbol
VDD
IIN
VIND
Ta
Tstg
min
-0.3
-
-0.3
-40
-65
max
6.0
±10
VDD+0.3
85
150
Units
V
mA
V
°C
°C
WARNING: Operation at or beyond these limits may results in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(VSS=0V; Note 1)
Parameter
Power Supply
Symbol
VDD
min
4.5
typ
5.0
max
5.5
Units
V
*AKM assumes no responsibility for the usage beyond the conditions in this datasheet.
MS0176-E-00
-3-
2002/09
ASAHI KASEI
[AK4384]
ANALOG CHARACTERISTICS
(Ta=25°C; VDD=5.0V; fs=44.1kHz; BICK=64fs; Signal Frequency=1kHz; 24bit Input Data;
Measurement frequency=20Hz
20kHz; R
L
≥5kΩ;
unless otherwise specified)
Parameter
min
typ
max
Resolution
24
(Note 3)
Dynamic Characteristics
THD+N
fs=44.1kHz
0dBFS
-94
-84
BW=20kHz
-60dBFS
-42
-
fs=96kHz
0dBFS
-92
-
BW=40kHz
-60dBFS
-39
-
fs=192kHz
0dBFS
-92
-
BW=40kHz
-60dBFS
-39
-
Dynamic Range (-60dBFS with A-weighted)
(Note 4)
100
106
S/N
(A-weighted)
(Note 5)
100
106
Interchannel Isolation (1kHz)
90
100
Interchannel Gain Mismatch
0.2
0.5
DC Accuracy
Gain Drift
100
-
Output Voltage
(Note 6)
3.15
3.40
3.65
Load Resistance
(Note 7)
5
Power Supplies
Power Supply Current (VDD)
17
27
Normal Operation (PDN = “H”, fs≤96kHz)
20
32
Normal Operation (PDN = “H”, fs=192kHz)
10
100
Power-Down Mode (PDN = “L”)
(Note 8)
Notes: 3. Measured by Audio Precision (System Two). Refer to the evaluation board manual.
4. 100dB at 16bit data.
5. S/N does not depend on input bit length.
6. Full-scale voltage (0dB). Output voltage scales with the voltage of VREF,
AOUT (typ.@0dB) = 3.4Vpp × VDD/5.
7. For AC-load.
8. All digital inputs including clock pins (MCLK, BICK and LRCK) are held VDD or VSS.
Units
Bits
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
ppm/°C
Vpp
kΩ
mA
mA
µA
MS0176-E-00
-4-
2002/09
ASAHI KASEI
[AK4384]
SHARP ROLL-OFF FILTER CHARACTERISTICS
(Ta = 25°C; VDD = 4.5
5.5V; fs = 44.1kHz; DEM = OFF; SLOW = “0”)
Parameter
Symbol
min
Digital filter
PB
0
Passband
±0.05dB
(Note 9)
-
-6.0dB
Stopband
(Note 9)
SB
24.1
Passband Ripple
PR
Stopband Attenuation
SA
54
Group Delay
(Note 10)
GD
-
Digital Filter + LPF
-
FR
Frequency Response 20.0kHz fs=44.1kHz
-
FR
40.0kHz fs=96kHz
-
FR
80.0kHz fs=192kHz
typ
max
20.0
-
±
0.02
19.3
-
Units
kHz
kHz
kHz
dB
dB
1/fs
22.05
dB
-
±
0.03
dB
-
±
0.03
dB
-
±
0.03
Notes: 9. The passband and stopband frequencies scale with fs(system sampling rate).
For example, PB=0.4535×fs (@±0.05dB), SB=0.546×fs.
10. The calculating delay time which occurred by digital filtering. This time is from setting the 16/24bit data
of both channels to input register to the output of analog signal.
SLOW ROLL-OFF FILTER CHARACTERISTICS
(Ta = 25°C; VDD = 4.5 ~ 5.5V; fs = 44.1kHz; DEM = OFF; SLOW = “1”)
Parameter
Digital Filter
Passband
±0.04dB
-3.0dB
(Note 11)
(Note 11)
PB
SB
PR
SA
GD
0
-
39.2
72
-
-
-
-
18.2
8.1
-
±
0.005
19.3
+0.02/-5
+0.02/-4
+0.02/-5
-
-
-
-
kHz
kHz
kHz
dB
dB
1/fs
dB
dB
dB
Symbol
min
typ
max
Units
Stopband
Passband Ripple
Stopband Attenuation
Group Delay
Digital Filter + LPF
Frequency Response
(Note 10)
20.0kHz
40.0kHz
80.0kHz
fs=44.kHz
fs=96kHz
fs=192kHz
FR
FR
FR
Note: 11. The passband and stopband frequencies scale with fs.
For example, PB = 0.185×fs (@±0.04dB), SB = 0.888×fs.
DC CHARACTERISTICS
(Ta=25°C; VDD=4.5
5.5V)
Parameter
Symbol
High-Level Input Voltage
VIH
Low-Level Input Voltage
VIL
High-Level Output Voltage (Iout=-80µA)
VOH
Low-Level Output Voltage
(Iout=80µA)
VOL
Input Leakage Current
(Note 12)
Iin
Note: 12. P/S pin has internal pull-up device, normally 100kΩ.
min
2.2
-
VDD-0.4
-
-
typ
-
-
-
-
max
-
0.8
-
0.4
±
10
Units
V
V
V
V
µA
MS0176-E-00
-5-
2002/09
展开预览

猜您喜欢

评论

登录/注册

意见反馈

求资源

回顶部

推荐内容

热门活动

热门器件

随便看看

  • 315/433MHZ的PA有哪些型号,求推荐。
    315/433MHZ的PA有哪些型号,求推荐。目前我们有CC1101这款无线收发芯片,但是传输距离不是很理想,想加个功放,希望能传输100-200平米的房子内正常收发就行,不知道有没有合适的PA芯片可用的?有人用过吗,求推荐一些,谢谢!
  • TI C6678 DSP与PC 的以太网通信实现
    [p=26, null, left][backcolor=rgb(255,255,255)]TI C6678 的DSP支持多种通信方式,通过以太网口实现TCP/UDP的通信就是方法之一。本文主要考虑如何实现DSP与PC间的网络通信和数据传输,因此内容较为简单,只是对TI已有的范例进行一些修改。关于使用C6678 DSP来实现网络应用并进行网络开发,那已经不是本文的讨论内容,更多内容可以参考TI N
  • 电机板干扰问题
    我做的是LM3S控制BLDC的驱动板,用检测电流的方式获取电机是否堵转的信息。遇到一个奇怪的现象:1、AD采样发现,正常转动情况下,电流较为平稳,但偶尔会有极大值被采到。2、用示波器观察发现,测流电阻上的确存在干扰。3、经过逐步研究,最后居然出现了这么个情况:我用示波器夹子夹在PCB地线上,然后将探头直接连接在夹子上,此时示波器显示,每隔一端时间(50us)出现一个脉冲干扰。放大干扰波后发现,此脉
  • 电池出口内销所涉及的报告应用到的测试项目内容
    [align=left][size=4][font=微软雅黑]电池测试项目[/font][font=微软雅黑][/font][font=微软雅黑]环境测试:低气压、温度循环、热滥用、燃烧测试[/font][font=微软雅黑][/font][font=微软雅黑][font=微软雅黑]机械测试:振动、机械冲击、自由跌落、[/font]250N压力、挤压、重物冲击、针刺、强制内部电池[/font][f
  • 【为C2000做贡献】基于DSP的纸币号码识别系统
    基于DSP的纸币号码识别系统,这个资料是我以前收藏的,版权归作者所有,大家可以学习学习
  • LPC1114 NXP和周工开发板测评
  • 赶在最后一刻——徒步者探险装备完成
  • 求助
  • 求用单片机Keil语言实现统计人数
  • 1hz信号的产生

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
×