比较实用的设计开发IC资料
文档内容节选
Features Provides T1 clock at 1544 MHz locked to an 8 kHz reference clock frame pulse Provides CEPT clock at 2048 MHz and STBUS clock and timing signals locked to an internal or external 8 kHz reference clock Typical inherent output jitter unfiltered 007 UI peaktopeak Typical jitter attenuation at 10 Hz23 dB100 Hz43 dB 5 to 40 kHz 64 dB Jitterfree FREERUN mode Uncommitted twoinput NAND gate Low power CMOS technology Applications Synchronization and timing control for T1 and C......
猜您喜欢
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门文章
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
评论