EDA三态缓冲器,VHDL编程
文档内容节选
library ieee use ieeestdlogic1164all entity san is portinputin stdlogicvector7 downto 0 ena in stdlogic outputout stdlogicvector7 downto 0 end san architecture bhv of san is begin outputinput when ena0 else others Z end bhv ......
评论