This document can help designers obtain moreaccurate I/O timing data without the need for boardlevelIBIS or SPICE simulations. Until recently, Xilinxspecified outputs into a lumped capacitive load.However, since rise and fall times force boardinterconnect to be considered transmission lines, alumped capacitive load is no longer relevant (see theTechXclusives document on this for more detail).Ideally, designers should simulate the interconnectsusing SPICE or IBIS with any of the commercialsimulators available.
猜您喜欢
推荐内容
开源项目推荐 更多
热门活动
热门器件
用户搜过
随便看看
热门下载
热门文章
评论